index
:
linux-dev
linus/master
master
Linux kernel development work - see feature branches
Jason A. Donenfeld
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
drivers
/
gpu
/
drm
/
i915
/
i915_reg.h
(
follow
)
Age
Commit message (
Expand
)
Author
Files
Lines
2015-05-08
Merge tag 'drm-intel-next-2015-04-23-fixed' of git://anongit.freedesktop.org/drm-intel into drm-next
Dave Airlie
1
-32
/
+457
2015-04-28
drm/i915/chv: Implement WaDisableShadowRegForCpd
Deepak S
1
-0
/
+2
2015-04-23
drm/i915: cope with large i2c transfers
Dmitry Torokhov
1
-0
/
+1
2015-04-16
drm/i915/bxt: VSwing programming sequence
Vandana Kannan
1
-0
/
+61
2015-04-16
drm/i915/bxt: Define bxt DDI PLLs and implement enable/disable sequence
Satheeshakrishna M
1
-0
/
+76
2015-04-16
drm/i915/bxt: Implement enable/disable for Display C9 state
A.Sunil Kamath
1
-0
/
+5
2015-04-16
drm/i915/bxt: add description about the BXT PHYs
Imre Deak
1
-6
/
+12
2015-04-16
drm/i915/bxt: add display initialize/uninitialize sequence (PHY)
Vandana Kannan
1
-0
/
+96
2015-04-16
drm/i915/bxt: add display initialize/uninitialize sequence (CDCLK)
Vandana Kannan
1
-0
/
+20
2015-04-14
drm/i915: PSR: Remove wrong LINK_DISABLE.
Rodrigo Vivi
1
-1
/
+0
2015-04-14
drm/i915/bxt: Enable GMBUS IRQ
Shashank Sharma
1
-0
/
+1
2015-04-14
drm/i915/bxt: DDI Hotplug interrupt setup
Shashank Sharma
1
-1
/
+22
2015-04-14
drm/i915: add bxt gmbus support
Jani Nikula
1
-0
/
+3
2015-04-14
Merge branch 'topic/bxt-stage1' into drm-intel-next-queued
Daniel Vetter
1
-12
/
+14
2015-04-14
drm/i915/bxt: add workaround to avoid PTE corruption
Robert Beckett
1
-0
/
+1
2015-04-14
drm/i915/bxt: add WaDisableMaskBasedCammingInRCC workaround
Ben Widawsky
1
-0
/
+4
2015-04-14
drm/i915/bxt: add GEN8_HDCUNIT_CLOCK_GATE_DISABLE_HDCREQ workaround
Ben Widawsky
1
-0
/
+1
2015-04-13
drm/i915: Register definitions for skylake scalers
Chandra Konduru
1
-0
/
+115
2015-04-10
drm/i915/skl: Support for 90/270 rotation
Sonika Jindal
1
-0
/
+2
2015-04-10
drm/i915: Naming constants to be written to GEN9_PG_ENABLE
Sagar Kamble
1
-0
/
+2
2015-04-10
drm/i915: Agressive downclocking on Baytrail
Chris Wilson
1
-2
/
+0
2015-04-10
drm/i915/skl: Implement WaDisableVFUnitClockGating
Damien Lespiau
1
-0
/
+1
2015-04-09
drm/i915/bxt: Support BXT in SSEU device status dump
Jeff McGee
1
-9
/
+4
2015-04-09
drm/i915/bxt: Determine BXT slice/subslice/EU info
Jeff McGee
1
-3
/
+1
2015-04-09
drm/i915/bxt: Add the plane4 related interrupt definitions
Damien Lespiau
1
-0
/
+3
2015-04-07
drm/i915/bdw: WaProgramL3SqcReg1Default
Rodrigo Vivi
1
-0
/
+3
2015-04-07
drm/i915/skl: Enabling PSR2 SU with frame sync
Sonika Jindal
1
-0
/
+14
2015-04-01
drm/i915: index gmbus tables using the pin pair number
Jani Nikula
1
-1
/
+1
2015-04-01
drm/i915: rename GMBUS_PORT_* macros as GMBUS_PIN_*
Jani Nikula
1
-10
/
+10
2015-03-25
drm/i915: Add fault address to error state for gen8 and gen9
Mika Kuoppala
1
-0
/
+3
2015-03-20
drm/i915: Use down ei for manual Baytrail RPS calculations
Chris Wilson
1
-1
/
+0
2015-03-20
drm/i915: Improved w/a for rps on Baytrail
Chris Wilson
1
-2
/
+2
2015-03-17
drm/i915/skl: Added new macros
Akash Goel
1
-0
/
+9
2015-03-17
drm/i915: Use FW_WM() macro for older gmch platforms too
Ville Syrjälä
1
-2
/
+2
2015-03-17
drm/i915: Add polish to VLV WM shift+mask operations
Ville Syrjälä
1
-5
/
+5
2015-03-17
drm/i915: Disable DDR DVFS on CHV
Ville Syrjälä
1
-0
/
+5
2015-03-17
drm/i915: Enable the maxfifo PM5 mode when appropriate on CHV
Ville Syrjälä
1
-0
/
+3
2015-03-17
drm/i915: Program PFI credits for VLV
Vidya Srinivas
1
-0
/
+8
2015-03-17
drm/i915: Rewrite VLV/CHV watermark code
Ville Syrjälä
1
-2
/
+2
2015-03-17
drm/i915: Update prop, int co-eff and gain threshold for CHV
Vijay Purushothaman
1
-0
/
+2
2015-03-17
drm/i915: Initialize CHV digital lock detect threshold
Vijay Purushothaman
1
-0
/
+1
2015-03-17
drm/i915: Disable M2 frac division for integer case
Vijay Purushothaman
1
-0
/
+1
2015-03-17
drm/i915/chv: Add CHV HW status to SSEU status
Jeff McGee
1
-0
/
+11
2015-03-17
drm/i915/chv: Determine CHV slice/subslice/EU info
Jeff McGee
1
-0
/
+2
2015-03-17
drm/i915: Make sure PND deadline mode is enabled on VLV/CHV
Ville Syrjälä
1
-0
/
+3
2015-03-17
drm/i915: Read out display FIFO size on VLV/CHV
Ville Syrjälä
1
-1
/
+4
2015-03-17
drm/i915: Hide VLV DDL precision handling
Ville Syrjälä
1
-6
/
+2
2015-03-17
drm/i915: Kill DRAIN_LATENCY_PRECISION_* defines
Ville Syrjälä
1
-4
/
+0
2015-03-17
drm/i915: Reduce CHV DDL multiplier to 16/8
Ville Syrjälä
1
-0
/
+1
2015-03-17
drm/i915: Fix trivial typos in comments and warning message
Yannick Guerrini
1
-1
/
+1
[next]