aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_ddi.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2017-12-19drm/i915: Fix indentation for intel_ddi_clk_selectChris Wilson1-2/+2
2017-12-18drm/i915: Protect DDI port to DPLL map from theoretical race.Rodrigo Vivi1-0/+4
2017-12-01drm/i915/cnl: Mask previous DDI - PLL mappingJames Ausmus1-0/+1
2017-12-01drm/i915: Fix has_audio readout for DDI AVille Syrjälä1-10/+10
2017-11-14drm/i915: Generalize transcoder loopingMika Kahola1-4/+6
2017-11-09drm/i915: Nuke intel_digital_port->portVille Syrjälä1-7/+6
2017-10-31drm/i915: Pass around crtc and connector states for audioVille Syrjälä1-2/+4
2017-10-30drm/i915: Use intel_ddi_get_config() for MSTVille Syrjälä1-3/+3
2017-10-30drm/i915: Pass a crtc state to ddi post_disable from MST codeVille Syrjälä1-11/+26
2017-10-30drm/i915: Eliminate pll->state usage from bxt_calc_pll_link()Ville Syrjälä1-12/+5
2017-10-30drm/i915: Nuke intel_ddi_get_encoder_port()Ville Syrjälä1-33/+17
2017-10-30drm/i915: Stop frobbing with DDI encoder->typeVille Syrjälä1-8/+24
2017-10-30drm/i915: Populate output_types from .get_config()Ville Syrjälä1-0/+11
2017-10-27drm/i915: Fix BXT lane latency optimal setting with MSTVille Syrjälä1-2/+1
2017-10-27drm/i915: Stop using encoder->type in intel_ddi_enable_transcoder_func()Ville Syrjälä1-10/+5
2017-10-27drm/i915: Pass crtc state to intel_prepare_dp_ddi_buffers()Ville Syrjälä1-16/+9
2017-10-27drm/i915: Don't use encoder->type in intel_ddi_set_pipe_settings()Ville Syrjälä1-23/+24
2017-10-25drm/i915: Adjust system agent voltage on CNL if required by DDI portsVille Syrjälä1-0/+11
2017-10-24drm/i915/cnl: Force DDI_A_4_LANES when needed.Rodrigo Vivi1-11/+35
2017-10-20drm/i915: Let's use more enum intel_dpll_id pll_id.Rodrigo Vivi1-16/+18
2017-10-19drm/i915: Drop the redundant hdmi prefix/suffix from a lot of variablesVille Syrjälä1-33/+30
2017-10-19drm/i915: Unify error handling for missing DDI buf trans tablesVille Syrjälä1-5/+22
2017-10-19drm/i915: Centralize the SKL DDI A/E vs. B/C/D buf trans handlingVille Syrjälä1-26/+34
2017-10-19drm/i915: Kill off the BXT buf_trans default_indexVille Syrjälä1-46/+34
2017-10-19drm/i915: Pass encoder type to cnl_ddi_vswing_sequence() explicitlyVille Syrjälä1-28/+25
2017-10-19drm/i915: Integrate BXT into intel_ddi_dp_voltage_max()Ville Syrjälä1-24/+45
2017-10-19drm/i915: Pass the level to intel_prepare_hdmi_ddi_buffers()Ville Syrjälä1-5/+4
2017-10-19drm/i915: Pass the encoder type explicitly to skl_set_iboost()Ville Syrjälä1-35/+22
2017-10-19drm/i915: Extract intel_ddi_get_buf_trans_hdmi()Ville Syrjälä1-22/+28
2017-10-19drm/i915: Relocate intel_ddi_get_buf_trans_*() functionsVille Syrjälä1-60/+55
2017-10-16drm/i915/cnl: Fix PLL mapping.Rodrigo Vivi1-2/+1
2017-10-13drm/i915: Use bdw_ddi_translations_fdi for BroadwellChris Wilson1-2/+2
2017-10-13drm/i915: Split intel_enable_ddi() into DP and HDMI variantsVille Syrjälä1-34/+46
2017-10-13drm/i915: Plumb crtc_state etc. directly to intel_ddi_pre_enable_{dp,hdmi}()Ville Syrjälä1-34/+20
2017-10-13drm/i915: Split intel_disable_ddi() into DP vs. HDMI variantsVille Syrjälä1-17/+28
2017-10-13drm/i915: Remove useless eDP check from intel_ddi_pre_enable_dp()Ville Syrjälä1-2/+2
2017-10-13drm/i915: Split intel_ddi_post_disable() into DP vs. HDMI variantsVille Syrjälä1-39/+56
2017-10-13drm/i915: Inline the required bits of intel_ddi_post_disable() into intel_ddi_fdi_post_disable()Ville Syrjälä1-1/+2
2017-10-13drm/i915: Extract intel_disable_ddi_buf()Ville Syrjälä1-17/+24
2017-10-13drm/i915: Extract intel_ddi_clk_disable()Ville Syrjälä1-8/+16
2017-10-09drm/i915: avoid division by zero on cnl_calc_wrpll_linkPaulo Zanoni1-0/+3
2017-10-06drm/i915: push DDI and DSI underrun reporting on enable to encoderJani Nikula1-0/+8
2017-10-05drm/i915: avoid potential uninitialized variable useArnd Bergmann1-3/+9
2017-10-05drm/i915/mst: Use MST sideband message transactions for dpms controlDhinakaran Pandiyan1-4/+14
2017-10-03drm/i915: Fix DDI PHY init if it was already onImre Deak1-1/+2
2017-09-19drm/i915: Shrink cnl_ddi_buf_transVille Syrjälä1-5/+5
2017-09-19drm/i915: Shrink bxt_ddi_buf_transVille Syrjälä1-4/+4
2017-09-19drm/i915: Replace some spaces with tabsVille Syrjälä1-3/+3
2017-09-14drm/i915/cnl: Change the macro name to DPLL_CFGCR0_DCO_FRACTION_SHIFTManasi Navare1-1/+1
2017-08-31drm/i915/cnl: Fix DP max voltageRodrigo Vivi1-4/+11
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.