aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_ddi.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2016-12-30drm/i915: Rename intel_shared_dpll_config to intel_shared_dpll_stateAnder Conselvan de Oliveira1-5/+5
2016-12-02drm/i915/glk: Reuse broxton code for geminilakeAnder Conselvan de Oliveira1-13/+13
2016-11-29drm/i915: abstract ddi being audio enabledLibin Yang1-5/+15
2016-11-25drm/i915: Pass dev_priv to intel_setup_outputs()Ander Conselvan de Oliveira1-3/+2
2016-11-23drm/i915: Remove all ->config dereferences from intel_hdmi, v2.Maarten Lankhorst1-4/+5
2016-11-17drm/i915: Assorted INTEL_INFO(dev) cleanupsTvrtko Ursulin1-6/+4
2016-11-09drm/i915: Pass atomic state to intel_audio_codec_enable, v2.Maarten Lankhorst1-1/+1
2016-10-28drm/i915: Move broxton vswing sequence to intel_dpio_phy.cAnder Conselvan de Oliveira1-33/+5
2016-10-28drm/i915: Move broxton phy code to intel_dpio_phy.cAnder Conselvan de Oliveira1-320/+2
2016-10-28drm/i915: Pass lane count to bxt_ddi_phy_calc_lane_optmin_mask()Ander Conselvan de Oliveira1-4/+4
2016-10-20drm/i915: KBL - Recommended buffer translation programming for DisplayPortRodrigo Vivi1-10/+78
2016-10-20drm/i915: Move down skl/kbl ddi iboost and n_edp_entires fixupRodrigo Vivi1-9/+11
2016-10-18drm/i915: Enable lspcon initializationShashank Sharma1-1/+28
2016-10-14drm/i915: Make IS_BROXTON only take dev_privTvrtko Ursulin1-2/+2
2016-10-14drm/i915: Make IS_KABYLAKE only take dev_privTvrtko Ursulin1-8/+8
2016-10-14drm/i915: Make IS_HASWELL only take dev_privTvrtko Ursulin1-1/+1
2016-09-29Revert "drm/i915: start adding dp mst audio"Dhinakaran Pandiyan1-15/+5
2016-09-21drm/i915: start adding dp mst audioLibin Yang1-5/+15
2016-09-21drm/i915: Store port enum in intel_encoderPandiyan, Dhinakaran1-0/+1
2016-09-12drm/i915: Add support for Kabylake to function obtaining shared PLLNavare, Manasi D1-1/+1
2016-09-09drm/i915/dp: Add a standalone function to obtain shared dpll for HSW/BDW/SKL/BXTJim Bride1-0/+39
2016-09-07drm/i915: Split intel_ddi_pre_enable() into DP and HDMI versionsManasi Navare1-45/+60
2016-09-07drm/i915: Remove ddi_pll_sel from intel_crtc_stateAnder Conselvan de Oliveira1-11/+34
2016-09-07drm/i915: Don't pass crtc_state to intel_dp_set_link_params()Ander Conselvan de Oliveira1-1/+4
2016-08-24drm/i915: Cleanup crt disable sequence on hsw+Maarten Lankhorst1-33/+33
2016-08-23drm/i915: Convert intel_dp to use atomic stateMaarten Lankhorst1-2/+2
2016-08-23drm/i915: Make encoder->compute_config take the connector stateMaarten Lankhorst1-3/+4
2016-08-23drm/i915: Pass crtc_state and connector_state to encoder functionsMaarten Lankhorst1-9/+22
2016-08-05Revert "drm/i915: Track active streams also for DP SST"Ville Syrjälä1-10/+0
2016-08-05drm/i915: Fix iboost setting for SKL Y/U DP DDI buffer translation entry 2Ville Syrjälä1-2/+2
2016-08-04drm/i915: Track active streams also for DP SSTVille Syrjälä1-0/+10
2016-08-04drm/i915: Avoid mixing up SST and MST in DDI setupVille Syrjälä1-18/+3
2016-08-02drm/i915: Extract bdw_get_buf_trans_edp()Ville Syrjälä1-7/+13
2016-08-02drm/i915: Simplify intel_ddi_get_encoder_port()Ville Syrjälä1-28/+8
2016-08-02drm/i915: Get the iboost setting based on the port typeVille Syrjälä1-4/+3
2016-08-02drm/i915: Split DP/eDP/FDI and HDMI/DVI DDI buffer programming apartVille Syrjälä1-29/+46
2016-08-02drm/i915: Explicitly use ddi buf trans entry 9 for hdmiVille Syrjälä1-2/+2
2016-08-02drm/i915: Move bxt_ddi_vswing_sequence() call into intel_ddi_pre_enable() for HDMIVille Syrjälä1-11/+4
2016-08-02drm/i915: Program iboost settings for HDMI/DVI on SKLVille Syrjälä1-11/+40
2016-08-02drm/i915: Name the "iboost bit"Ville Syrjälä1-1/+1
2016-08-02drm/i915: Fix iboost setting for DDI with 4 lanes on SKLVille Syrjälä1-13/+23
2016-07-07drm/i915: s/INTEL_OUTPUT_DISPLAYPORT/INTEL_OUTPUT_DP/Ville Syrjälä1-8/+8
2016-07-07drm/i915: Kill has_dp_encoder from pipe_configVille Syrjälä1-2/+1
2016-07-04drm/i915: Mass convert dev->dev_private to to_i915(dev)Chris Wilson1-18/+18
2016-06-30drm/i915: Convert wait_for(I915_READ(reg)) to intel_wait_for_register()Chris Wilson1-1/+4
2016-06-13drm/i915/bxt: Sanitiy check the PHY lane power down statusImre Deak1-0/+25
2016-06-13drm/i915/bxt: Rename broxton to bxt in PHY/CDCLK function prefixesImre Deak1-7/+6
2016-06-13drm/i915/bxt: Set DDI PHY lane latency optimization during modesetImre Deak1-43/+80
2016-06-13drm/i915/bxt: Move DDI PHY enabling/disabling to the power well codeImre Deak1-37/+9
2016-06-13drm/i915/bxt: Wait for PHY1 GRC calibration synchronouslyImre Deak1-12/+3
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.