aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_ddi.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2014-11-20drm/i915: Don't rely upon encoder->type for infoframe hw state readoutDaniel Vetter1-8/+5
2014-11-19drm/i915/ddi: set has_infoframe flag on DDI too v2Jesse Barnes1-0/+8
2014-11-18drm/i915/ddi: add break in DDI mode select switchJesse Barnes1-0/+1
2014-11-17drm/i915/skl: Use the pipe config DPLL tracking to query the link clockDamien Lespiau1-5/+1
2014-11-17drm/i915/skl: Set the eDP link rate on DPLL0Damien Lespiau1-0/+20
2014-11-17drm/i915: Introduce intel_psr.cRodrigo Vivi1-2/+2
2014-11-14drm/i915/skl: Fix big integer constant sparse warningDamien Lespiau1-4/+6
2014-11-14drm/i915/skl: Apply eDP WA only for gen < 9Vandana Kannan1-2/+2
2014-11-14drm/i915/skl: Implementation of SKL DPLL programmingSatheeshakrishna M1-1/+225
2014-11-14drm/i915/skl: Adjust the port PLL selection codeSatheeshakrishna M1-5/+25
2014-11-14drm/i915/skl: Define shared DPLLs for SkylakeSatheeshakrishna M1-1/+125
2014-11-14drm/i915/skl: Determine enabled PLL and its linkrate/pixel clockSatheeshakrishna M1-1/+114
2014-11-14drm/i915/skl: CD clock back calculation for SKLSatheeshakrishna M1-9/+66
2014-11-07drm/i915: make pipe/port based audio valid accessors easier to useJani Nikula1-1/+1
2014-11-07drm/i915: Covert HSW+ to choose DPLLS before disabling CRTCsAnder Conselvan de Oliveira1-2/+0
2014-11-07drm/i915: Move dpll crtc_mask and hw_state fields into separate structAnder Conselvan de Oliveira1-1/+1
2014-11-04drm/i915: Make *_crtc_mode_set work on new_configAnder Conselvan de Oliveira1-5/+26
2014-11-04drm/i915: introduce intel_audio_codec_{enable, disable}Jani Nikula1-15/+2
2014-11-04drm/i915/ddi: write ELD where it's supposed to be doneJani Nikula1-9/+2
2014-11-04drm/i915: pass intel_encoder to intel_write_eldJani Nikula1-1/+1
2014-10-24drm/i915: Use IS_HSW_ULT() in HSW CDCLK clock read-outDamien Lespiau1-1/+1
2014-10-01drm/i915: Bikeshed rpm functions name a bit.Daniel Vetter1-4/+4
2014-09-30Merge branch 'topic/skl-stage1' into drm-intel-next-queuedDaniel Vetter1-2/+38
2014-09-29drm/i915: Broadwell DDI Buffer translation - more tuningRodrigo Vivi1-1/+1
2014-09-29drm/i915: Broadwell DDI Buffer translation changed to give better margin.Rodrigo Vivi1-2/+2
2014-09-24drm/i915/skl: Program the DDI buffer translation tablesDamien Lespiau1-2/+38
2014-09-04drm/i915: Rewrite ABS_DIFF() in a safer mannerDamien Lespiau1-5/+9
2014-09-03drm/i915/ddi: use struct for ddi buf translation tablesJani Nikula1-92/+97
2014-09-03drm/i915: Rename defines for selection of ddi buffer translation slotSonika Jindal1-15/+5
2014-08-11drm/i915: Fix wrong number of HDMI translation entriesDamien Lespiau1-3/+3
2014-08-08drm/i915: Remove now useless comments about the translation valuesDamien Lespiau1-5/+5
2014-08-08drm/i915/bdw: Remove the HDMI/DVI entry from the DP/eDP/FDI tablesDamien Lespiau1-3/+0
2014-08-08drm/i915/bdw: Provide the BDW specific HDMI buffer translation tableDamien Lespiau1-5/+23
2014-08-08drm/i915: Gather the HDMI level shifter logic into one placeDamien Lespiau1-1/+13
2014-08-08drm/i915: Make ddi_clock_gate() HSW/BDW specificDaniel Vetter1-3/+9
2014-08-08drm/i915: Split the CDCLK retrieval per-platformDamien Lespiau1-17/+38
2014-08-08drm/i915: Make intel_ddi_calculate_wrpll() HSW/BDW specificDamien Lespiau1-7/+8
2014-08-08drm/i915: Split the BDW/HSW specific shared pll selectionDamien Lespiau1-16/+23
2014-08-08drm/i915: Fix stale comment for intel_ddi_pll_select()Damien Lespiau1-4/+5
2014-08-08drm/i915: Extract the HSW/BDW shared dpll init codeDamien Lespiau1-3/+9
2014-08-04Merge tag 'drm-intel-next-2014-07-25-merged' of git://anongit.freedesktop.org/drm-intel into drm-nextDave Airlie1-1/+1
2014-08-04drm/i915: only hook up hpd pulse for DP outputsChris Wilson1-14/+17
2014-07-29Merge remote-tracking branch 'airlied/drm-next' into drm-intel-nextDaniel Vetter1-20/+73
2014-07-23drm/i915: Make the WRPLL names constDamien Lespiau1-1/+1
2014-07-22drm/i915: add DP 1.2 MST support (v0.7)Dave Airlie1-15/+60
2014-07-21i915: split some DP modesetting code into a separate functionDave Airlie1-5/+13
2014-07-10drm/i915: Only touch WRPLL hw state in enable/disable hooksDaniel Vetter1-11/+1
2014-07-10drm/i915: Switch to common shared dpll framework for WRPLLsDaniel Vetter1-128/+13
2014-07-10drm/i915: ->enable hook for WRPLLsDaniel Vetter1-32/+19
2014-07-10drm/i915: ->disable hook for WRPLLsDaniel Vetter1-11/+15
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.