aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_display.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2019-01-15drm/i915/icl: Detect port F presence via VBTImre Deak1-1/+7
2019-01-15drm/i915/ddi: Move DDI port detection to the corresponding helperImre Deak1-3/+1
2019-01-14drm/i915: Fix ILK-IVB primary plane enable delaysJuha-Pekka Heikkila1-1/+4
2019-01-14drm/i915: Complain if hsw_get_pipe_config acquires the same power well twiceChris Wilson1-0/+6
2019-01-14drm/i915: Markup paired operations on display power domainsChris Wilson1-24/+44
2019-01-14drm/i915/fb: Track rpm wakerefsChris Wilson1-2/+3
2019-01-14drm/i915: Markup paired operations on wakerefsChris Wilson1-1/+1
2019-01-09drm/i915: drop all drmP.h includesJani Nikula1-1/+0
2019-01-08Merge drm/drm-next into drm-intel-next-queuedJani Nikula1-1/+1
2019-01-03drm/i915: Always try to reset the GPU on takeoverChris Wilson1-2/+2
2019-01-02drm/i915: start moving runtime device info to a separate structJani Nikula1-1/+1
2019-01-01Merge tag 'iommu-updates-v4.21' of git://git.kernel.org/pub/scm/linux/kernel/git/joro/iommuLinus Torvalds1-1/+1
2018-12-31drm/i915: Update kerneldoc for intel_wm_need_update()Chris Wilson1-2/+2
2018-12-25drm/i915: Add an update_pipe callback to intel_encoder and call this on fastsets (v2)Hans de Goede1-0/+23
2018-12-21drm/i915: Disable FBC on fastset if necessary, v2.Maarten Lankhorst1-1/+3
2018-12-20Merge branches 'iommu/fixes', 'arm/renesas', 'arm/mediatek', 'arm/tegra', 'arm/omap', 'arm/smmu', 'x86/vt-d', 'x86/amd' and 'core' into nextJoerg Roedel1-1/+1
2018-12-18drm/i915: Update crtc scaler settings when update_pipe is setHans de Goede1-1/+1
2018-12-12drm/i915: merge gen checks to use rangeLucas De Marchi1-1/+1
2018-12-12drm/i915: replace IS_GEN<N> with IS_GEN(..., N)Lucas De Marchi1-37/+37
2018-12-10drm/i915: Use intel_ types more consistently for color management code (v2)Matt Roper1-10/+10
2018-12-10drm/i915: Use intel_ types more consistently for watermark code (v2)Matt Roper1-19/+14
2018-12-04drm/i915/icl: fix transcoder state readoutJani Nikula1-21/+31
2018-12-03drm/i915: Move display device info capabilities to its own structJosé Roberto de Souza1-2/+2
2018-12-03drm/i915: Add HAS_DISPLAY() and use itJosé Roberto de Souza1-2/+2
2018-12-03drm/i915/icl: Get pipe timings for DSIMadhav Chauhan1-1/+2
2018-12-03drm/i915/icl: Consider DSI for getting transcoder stateMadhav Chauhan1-7/+24
2018-12-03drm/i915/icl: Calculate DPLL params for DSIMadhav Chauhan1-1/+3
2018-12-03drm/i915/icl: push pll to port mapping/unmapping to ddi encoder hooksJani Nikula1-6/+0
2018-11-29drm/i915/dp: Disable DSC in source by disabling DSS CTL bitsManasi Navare1-0/+2
2018-11-29drm/i915/dp: Compute DSC pipe config in atomic checkManasi Navare1-1/+1
2018-11-29drm/i915: Decouple SKL stride units from intel_fb_stride_alignment()Ville Syrjälä1-11/+17
2018-11-29drm/i915: Make sure fb gtt offsets stay within 32bitsVille Syrjälä1-1/+17
2018-11-28drm/i915: Commit skl+ planes in an order that avoids ddb overlapsVille Syrjälä1-3/+4
2018-11-28drm/i915: Move ddb/wm programming into plane update/disable hooks on skl+Ville Syrjälä1-4/+12
2018-11-28drm/i915: Pass the new crtc_state to ->disable_plane()Ville Syrjälä1-15/+24
2018-11-28drm/i915: Introduce crtc_state->update_planes bitmaskVille Syrjälä1-1/+4
2018-11-28drm/i915: Reorganize plane register writes to make them more atomicVille Syrjälä1-18/+22
2018-11-22drm/i915: Eliminate the horrendous format check codeVille Syrjälä1-97/+8
2018-11-21drm/i915: Add rotation readout for plane initial configVille Syrjälä1-0/+31
2018-11-21drm/i915: Force a LUT update in intel_initial_commit()Ville Syrjälä1-0/+8
2018-11-21drm/i915: Add rotation readout for plane initial configVille Syrjälä1-0/+31
2018-11-21drm/i915: Force a LUT update in intel_initial_commit()Ville Syrjälä1-0/+8
2018-11-15drm/i915: Account for scale factor when calculating initial phaseVille Syrjälä1-3/+42
2018-11-13drm/i915: Move skip_intermediate_wm handling into ilk_compute_intermediate_wm()Ville Syrjälä1-6/+1
2018-11-13drm/i915: Account for scale factor when calculating initial phaseVille Syrjälä1-3/+42
2018-11-12iommu/vtd: Cleanup dma_remapping.h headerLu Baolu1-1/+1
2018-11-12drm/i915: Clean up the baseline bpp computationVille Syrjälä1-18/+24
2018-11-12drm/i915: Remove pointless goto failVille Syrjälä1-12/+9
2018-11-12drm/i915: Handle -EDEADLK from ironlake_check_fdi_lanes()Ville Syrjälä1-0/+7
2018-11-09drm/i915: Generalize skl_ddb_allocation_overlaps()Ville Syrjälä1-7/+5
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.