aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_dp.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2015-10-13drm/i915: Throw out some useless variablesVille Syrjälä1-5/+5
2015-10-08drm/i915: use error pathSudip Mukherjee1-9/+14
2015-10-06drm/i915: Rename DP link training functionsAnder Conselvan de Oliveira1-9/+13
2015-10-06drm/i915: Don't bypass LRC on CHVVille Syrjälä1-5/+0
2015-09-30drm/i915: make backlight hooks connector specificJani Nikula1-1/+1
2015-09-30drm/i915: Constify adjusted_modeVille Syrjälä1-1/+1
2015-09-30Merge remote-tracking branch 'airlied/drm-next' into drm-intel-nextDaniel Vetter1-0/+1
2015-09-23drm/i915: Make sure we don't detect eDP on g4xVille Syrjälä1-0/+7
2015-09-23drm/i915: Check live status before reading edidSonika Jindal1-1/+1
2015-09-21drm/i915/skl: handle port E in cpt_digital_port_connectedJani Nikula1-0/+3
2015-09-14drm/i915/bxt: Use intel_encoder->hpd_pin to check live statusSonika Jindal1-3/+6
2015-09-08drm/i915: Handle DP_AUX_I2C_WRITE_STATUS_UPDATEVille Syrjälä1-0/+1
2015-09-04drm/i915: use the yesno helper for loggingJani Nikula1-2/+2
2015-09-04drm/i915: ignore link rate in TPS3 selectionJani Nikula1-3/+4
2015-09-04drm/i915/dp: move TPS3 logic to where it's usedJani Nikula1-14/+17
2015-09-02Merge tag 'drm-intel-next-fixes-2015-09-02' into drm-intel-next-queuedDaniel Vetter1-30/+45
2015-09-02drm/i915: move intel_hrawclk() to intel_display.cJani Nikula1-34/+0
2015-09-01drm/i915: Clean up CHV lane soft reset programmingVille Syrjälä1-43/+48
2015-09-01i915: Set ddi_pll_sel in DP MST pathAnder Conselvan de Oliveira1-1/+1
2015-09-01drm/i915/dp: use the drm dp helper for determining sink tps3 supportJani Nikula1-2/+1
2015-09-01drm/i915: Don't use link_bw for PLL setupVille Syrjälä1-22/+22
2015-08-31drm/i915: eDP can be present on DDI-ERodrigo Vivi1-4/+5
2015-08-31drm/i915: Check DP link status on long hpd tooVille Syrjälä1-6/+5
2015-08-26drm/i915: Force common lane on for the PPS kick on CHVVille Syrjälä1-3/+13
2015-08-26drm/i915: Trick CL2 into life on CHV when using pipe B with port BVille Syrjälä1-0/+23
2015-08-26drm/i915: Implement PHY lane power gating for CHVVille Syrjälä1-50/+91
2015-08-26drm/i915/bxt: Use correct live status register for BXT platformJani Nikula1-0/+25
2015-08-26drm/i915: split g4x_digital_port_connected to g4x and vlv variantsJani Nikula1-31/+39
2015-08-26drm/i915: split ibx_digital_port_connected to ibx and cpt variantsJani Nikula1-35/+43
2015-08-26drm/i915: add common intel_digital_port_connected functionJani Nikula1-19/+22
2015-08-26drm/i915: add MISSING_CASE annotation to ibx_digital_port_connectedJani Nikula1-2/+8
2015-08-26drm/i915: make g4x_digital_port_connected return boolean statusJani Nikula1-15/+11
2015-08-26drm/i915: move ibx_digital_port_connected to intel_dp.cJani Nikula1-8/+53
2015-08-26drm/i915: Add encoder->post_pll_disable() hooks and move CHV clock buffer disables thereVille Syrjälä1-0/+23
2015-08-26drm/i915: Always program unique transition scale for CHVVille Syrjälä1-27/+26
2015-08-26drm/i915: Put back lane_count into intel_dp and add link_rate tooVille Syrjälä1-29/+24
2015-08-26drm/i915/skl: enable DDI-E hotplugXiong Zhang1-0/+3
2015-08-24drm/i915: fix link rates reported for SKLThulasimani,Sivakumar1-8/+11
2015-08-24Merge tag 'v4.2-rc8' into drm-nextDave Airlie1-13/+22
2015-08-19drm/i915: Avoid TP3 on CHVThulasimani,Sivakumar1-8/+22
2015-08-19drm/i915: remove HBR2 from chv supported listThulasimani,Sivakumar1-3/+4
2015-08-19Revert "drm/i915: Add eDP intermediate frequencies for CHV"Thulasimani,Sivakumar1-6/+0
2015-08-14drm/i915: Kill intel_dp->{link_bw, rate_select}Ville Syrjälä1-14/+25
2015-08-14drm/i915: Don't use link_bw to select between TP1 and TP3Ville Syrjälä1-2/+2
2015-08-14drm/i915: Move intel_dp->lane_count into pipe_configVille Syrjälä1-20/+40
2015-08-14drm/i915: Avoid confusion between DP and TRANS_DP_CTL in DP .get_config()Ville Syrjälä1-3/+4
2015-08-14drm/i915: Don't use link_bw for PLL setupVille Syrjälä1-22/+22
2015-08-14drm/i915: Clean up DP/HDMI limited color range handlingVille Syrjälä1-13/+12
2015-08-14drm/i915/bxt: WA for swapped HPD pins in A steppingSonika Jindal1-0/+2
2015-08-14drm/i915: Dont -ETIMEDOUT on identical new and previous (count, crc).Rodrigo Vivi1-6/+15
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.