aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_engine_cs.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2017-10-17drm/i915: Use a mask when applying WaProgramL3SqcReg1DefaultOscar Mateo1-3/+6
2017-10-16drm/i915: Add in-flight request details to intel_engine_dump()Chris Wilson1-16/+19
2017-10-16drm/i915: enable to read CSB and CSB write pointer from HWSP in GVT-g VMWeinan Li1-4/+5
2017-10-09drm/i915: Make i915_engine_info pretty printer to standaloneChris Wilson1-0/+160
2017-10-05drm/i915/cnl: Do not add an extra page for precaution in the Gen10 LRC sizeOscar Mateo1-1/+1
2017-10-04drm/i915: Introduce a preempt contextChris Wilson1-2/+20
2017-10-04drm/i915/preempt: Default to disabled mid-command preemption levelsMichał Winiarski1-0/+25
2017-10-04drm/i915/preempt: Fix WaEnablePreemptionGranularityControlByUMDJeff McGee1-10/+6
2017-10-04drm/i915: Remove WA_(SET|CLR)_BITChris Wilson1-5/+0
2017-10-04drm/i915: Move MMCD_MISC_CTRL from context w/a to standardChris Wilson1-1/+5
2017-10-04drm/i915: Transform whitelisting WAs into a simple reg writeOscar Mateo1-2/+2
2017-09-25drm/i915: Make execlist port count variableMika Kuoppala1-0/+4
2017-09-25drm/i915: Move execlist initialization into intel_engine_cs.cMika Kuoppala1-2/+28
2017-09-25drm/i915: Make own struct for execlist itemsMika Kuoppala1-6/+6
2017-09-22drm/i915/cnl: Add Gen10 LRC sizeOscar Mateo1-0/+2
2017-09-22drm/i915: Rename global i915 to i915_modparamsMichal Wajdeczko1-2/+2
2017-09-14drm/i915: Switch over to the LLC/eLLC hotspot avoidance hash mode for CCSVille Syrjälä1-0/+13
2017-09-13drm/i915: Allow HW status page to be bound highChris Wilson1-0/+2
2017-09-13drm/i915/lrc: allocate separate page for HWSPDaniele Ceraolo Spurio1-1/+125
2017-09-07drm/i915: Transform WaDisablePooledEuLoadBalancingFix into a simple register writeOscar Mateo1-2/+2
2017-09-07drm/i915: Transform WaDisableDynamicCreditSharing into a simple register writeOscar Mateo1-2/+3
2017-09-07drm/i915: Transform WaDisableGafsUnitClkGating into a simple reg writeOscar Mateo1-3/+6
2017-09-07drm/i915: WaPushConstantDereferenceHoldDisable needs to modify a masked registerOscar Mateo1-1/+1
2017-09-07drm/i915: Transform WaDisableI2mCycleOnWRPort into a simple reg writeOscar Mateo1-3/+4
2017-09-07drm/i915: Transform WaInPlaceDecompressionHang into a simple reg writeOscar Mateo1-10/+15
2017-09-06drm/i915/cnl: WaThrottleEUPerfToAvoidTDBackPressure:cnl(pre-prod)Rodrigo Vivi1-0/+4
2017-09-06drm/i915: Disable MI_STORE_DATA_IMM for i915g/i915gmChris Wilson1-0/+15
2017-08-30drm/i915/cnl: WaDisableI2mCycleOnWRPortRodrigo Vivi1-0/+5
2017-08-30drm/i915/cnl: WA FtrEnableFastAnisoL1BankingFixRodrigo Vivi1-0/+3
2017-08-23drm/i915/cnl: WaForceContextSaveRestoreNonCoherentRodrigo Vivi1-0/+4
2017-08-23drm/i915/cnl: WaPushConstantDereferenceHoldDisableOscar Mateo1-0/+3
2017-08-18drm/i915/cnl: WaDisableEnhancedSBEVertexCachingRodrigo Vivi1-0/+5
2017-08-18drm/i915/cnl: Add WaDisableReplayBufferBankArbitrationOptimizationRodrigo Vivi1-0/+4
2017-08-18drm/i915/cnl: Introduce initial Cannonlake Workarounds.Rodrigo Vivi1-0/+19
2017-07-27drm/i915: Move idle checks before intel_engine_init_global_seqno()Chris Wilson1-3/+0
2017-07-27drm/i915: Check the execlist queue for pending requests before declaring idleChris Wilson1-0/+4
2017-07-07drm/i915/cnl: Gen10 render context size.Rodrigo Vivi1-0/+1
2017-06-29drm/i915/cfl: Fix Workarounds.Rodrigo Vivi1-7/+7
2017-06-28drm/i915: Cancel pending execlists irq handler upon idlingChris Wilson1-0/+1
2017-06-20drm/i915: Simplify intel_engines_initTvrtko Ursulin1-24/+12
2017-06-16drm/i915/cfl: Introduce Coffee Lake workarounds.Rodrigo Vivi1-22/+59
2017-06-01drm/i915: Check the ring is empty when declaring the engines are idleChris Wilson1-0/+5
2017-05-30drm/i915: Hold a wakeref for probing the ring registersChris Wilson1-1/+17
2017-05-17drm/i915: Split execlist priority queue into rbtree + linked listChris Wilson1-0/+12
2017-05-17drm/i915/execlists: Pack the count into the low bits of the port.requestChris Wilson1-1/+1
2017-05-17drm/i915/gen9: Reintroduce WaEnableYV12BugFixInHalfSliceChicken7Arkadiusz Hiler1-0/+2
2017-05-04drm/i915: Use engine->context_pin() to report the intel_ringChris Wilson1-3/+4
2017-04-28drm/i915: Sanitize engine context sizesJoonas Lahtinen1-3/+87
2017-04-21drm/i915: Stop touching hangcheck.seqno from intel_engine_init_global_seqno()Chris Wilson1-3/+1
2017-04-12drm/i915: Pretend the engine is always idle when mockingChris Wilson1-0/+3
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.