aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_pm.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2020-01-10drm/i915/pm: use new struct drm_device logging macros.Wambui Karuga1-157/+194
2020-01-09Merge drm/drm-next into drm-intel-next-queuedJani Nikula1-1/+1
2019-12-31drm/i915: Add Wa_1407352427:icl,ehlMatt Roper1-0/+3
2019-12-28drm/i915: prefer 3-letter acronym for ironlakeLucas De Marchi1-2/+2
2019-12-28drm/i915: prefer 3-letter acronym for pineviewLucas De Marchi1-16/+25
2019-12-27drm/i915/tgl: Extend Wa_1408615072 to tglMatt Roper1-0/+4
2019-12-27drm/i915: Add Wa_1408615072 and Wa_1407596294 to icl,ehlMatt Roper1-0/+8
2019-12-27Merge tag 'drm-intel-next-2019-12-23' of git://anongit.freedesktop.org/drm/drm-intel into drm-nextDave Airlie1-149/+174
2019-12-23drm/i915: Make sure CCS YUV semiplanar format checks workImre Deak1-3/+4
2019-12-17Merge tag 'drm-misc-next-2019-12-16' of git://anongit.freedesktop.org/drm/drm-misc into drm-nextDaniel Vetter1-1/+1
2019-12-16drm/i915: Fix WARN_ON condition for cursor plane ddb allocationVandita Kulkarni1-2/+2
2019-12-09drm/i915: Relocate intel_crtc_active()Ville Syrjälä1-0/+19
2019-12-04drm/i915: Pass dev_priv to ilk_disable_lp_wm()Ville Syrjälä1-3/+1
2019-11-29drm/i915: Don't set undefined bits in dirty_pipesVille Syrjälä1-2/+2
2019-11-20drm/i915: Change watermark hook calling conventionVille Syrjälä1-27/+36
2019-11-15drm/i915: Fix frame start delay programmingVille Syrjälä1-1/+0
2019-11-15Merge drm/drm-next into drm-intel-next-queuedJani Nikula1-0/+8
2019-11-14drm/i915: use drm_debug_enabled() to check for debug categoriesJani Nikula1-1/+1
2019-11-14Backmerge i915 security patches from commit 'ea0b163b13ff' into drm-nextDave Airlie1-0/+8
2019-11-05drm/i915/gen8+: Add RC6 CTX corruption WAImre Deak1-2/+112
2019-11-05drm/i915: Lower RM timeout to avoid DSI hard hangsUma Shankar1-0/+8
2019-11-01drm/i915: Perform automated conversions for plane uapi/hw split, base -> uapi.Maarten Lankhorst1-28/+29
2019-11-01drm/i915: Perform automated conversions for plane uapi/hw split, base -> hw.Maarten Lankhorst1-16/+16
2019-11-01drm/i915: Perform automated conversions for crtc uapi/hw split, base -> uapi.Maarten Lankhorst1-55/+55
2019-11-01drm/i915: Perform automated conversions for crtc uapi/hw split, base -> hw.Maarten Lankhorst1-28/+28
2019-11-01drm/i915: Handle a few more cases for crtc hw/uapi split, v3.Maarten Lankhorst1-4/+2
2019-10-26drm/i915: Extract GT render power state managementAndi Shyti1-1713/+0
2019-10-24drm/i915: Eliminate skl_check_pipe_max_pixel_rate()Ville Syrjälä1-87/+0
2019-10-20drm/i915: Extract GT ring managementAndi Shyti1-115/+5
2019-10-18drm/i915: Make dirty_pipes refer to pipesVille Syrjälä1-7/+6
2019-10-18drm/i915: Nuke 'realloc_pipes'Ville Syrjälä1-29/+21
2019-10-18drm/i915: Nuke the useless changed param from skl_ddb_add_affected_pipes()Ville Syrjälä1-26/+4
2019-10-10drm/i915/tgl: Read SAGV block time from PCODEJames Ausmus1-1/+14
2019-10-10drm/i915: Move SAGV block time to dev_privJames Ausmus1-9/+24
2019-10-10drm/i915: Remove cursor use of properties for coordinatesMaarten Lankhorst1-38/+20
2019-10-10drm/i915: Introduce and use intel_atomic_crtc_state_for_each_plane_state.Maarten Lankhorst1-35/+25
2019-09-27drm/i915: Extract GT render sleep (rc6) managementAndi Shyti1-791/+3
2019-09-25drm/i915: Rename planar linked plane variablesMaarten Lankhorst1-6/+6
2019-09-16drm/i915: Replace is_planar_yuv_format() with drm_format_info_is_yuv_semiplanar()Ville Syrjälä1-14/+13
2019-09-11drm/i915: add INTEL_NUM_PIPES() and use itJani Nikula1-3/+3
2019-09-10drm/i915/tgl: Disable rc6 for debuggingChris Wilson1-2/+1
2019-09-06drm/i915: Hook up GT power managementAndi Shyti1-1/+3
2019-09-04drm/i915/tgl: disable SAGV temporarilyLucas De Marchi1-0/+4
2019-08-23drm/i915: Use hweight8() for 8bit masksVille Syrjälä1-10/+10
2019-08-23drm/i915: s/num_active_crtcs/num_active_pipes/Ville Syrjälä1-7/+7
2019-08-23drm/i915: Use enum pipe consistentlyVille Syrjälä1-1/+1
2019-08-23drm/i915: Use enum pipe instead of crtc index to track active pipesVille Syrjälä1-10/+10
2019-08-23drm/i915/tgl: Enable VD HCP/MFX sub-pipe power gatingMichel Thierry1-1/+17
2019-08-20drm/i915/tgl: Introduce initial Tiger Lake workaroundsLucas De Marchi1-1/+3
2019-08-10drm/i915/gtt: enable GTT cache by defaultMatthew Auld1-12/+0
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.