aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_psr.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2018-06-14drm/i915/psr: Kill delays when activating psr back.Rodrigo Vivi1-22/+7
2018-05-29drm/i915/psr: Set idle frame count based on sink synchronization latencyDhinakaran Pandiyan1-20/+20
2018-05-24drm/i915/psr: Fix ALPM cap check for PSR2Dhinakaran Pandiyan1-10/+10
2018-05-24drm/i915/psr: Fall back to max. synchronization latency if DPCD read failsDhinakaran Pandiyan1-2/+2
2018-05-24drm/i915/psr: Avoid unnecessary DPCD read of DP_PSR_CAPSDhinakaran Pandiyan1-10/+1
2018-05-24drm/i915/psr: Check for SET_POWER_CAPABLE bit at PSR init time.Dhinakaran Pandiyan1-6/+5
2018-05-24drm/i915/psr: Avoid DPCD reads when panel does not support PSRDhinakaran Pandiyan1-6/+8
2018-05-24drm/i915/psr: Nuke PSR support for VLV and CHVDhinakaran Pandiyan1-226/+22
2018-05-24drm/i915/psr: vbt change for psrVathsala Nagaraju1-19/+20
2018-05-09drm/i915/psr: Check if VBT says PSR can be enabled.Dhinakaran Pandiyan1-2/+5
2018-04-26drm/i915/psr/cnl: Set y-coordinate as valid in SDPJosé Roberto de Souza1-3/+2
2018-04-26drm/i915/psr/skl+: Print information about what caused a PSR exitJosé Roberto de Souza1-0/+45
2018-04-26drm/i915/psr: Prevent PSR exit when a non-pipe related register is writtenosé Roberto de Souza1-1/+2
2018-04-20drm/i915/psr: Timestamps for PSR entry and exit interrupts.Dhinakaran Pandiyan1-2/+7
2018-04-20drm/i915/psr: Control PSR interrupts via debugfsDhinakaran Pandiyan1-0/+58
2018-04-10drm/i915/psr: Chase psr.enabled only under the psr.lockChris Wilson1-38/+44
2018-03-30drm/i915/psr: Set DPCD PSR2 enable bit when neededJosé Roberto de Souza1-5/+6
2018-03-30drm/i915/psr: Cache sink synchronization latencyJosé Roberto de Souza1-12/+16
2018-03-30drm/i915/psr: Use PSR2 macro for PSR2José Roberto de Souza1-1/+1
2018-03-30drm/i915/psr: Do not override PSR2 sink supportJosé Roberto de Souza1-16/+17
2018-03-30drm/i915/psr/cnl: Enable Y-coordinate support in sourceJosé Roberto de Souza1-4/+12
2018-03-30drm/i915/psr: Tie PSR2 support to Y coordinate requirementJosé Roberto de Souza1-27/+19
2018-03-30drm/i915/psr: Nuke aux frame syncJosé Roberto de Souza1-23/+1
2018-03-21drm/i915/psr: Remove open-coded PSR AUX transactions for SKL+Dhinakaran Pandiyan1-33/+22
2018-03-21drm/i915/psr: Move PSR aux setup to it's own function.Dhinakaran Pandiyan1-11/+20
2018-03-13drm/i915: Move CUR SURFLIVE definition to a better place.Rodrigo Vivi1-2/+2
2018-03-13drm/i915/psr: Use more PSR HW tracking.Rodrigo Vivi1-1/+9
2018-03-12drm/i915/psr: Display WA 0884 applied broadly for more HW tracking.Rodrigo Vivi1-2/+17
2018-03-06drm/i915/psr: Update PSR2 resolution check for CannonlakeDhinakaran Pandiyan1-6/+15
2018-02-27drm/i915/psr: Don't avoid PSR when PSR2 conditions are not met.Rodrigo Vivi1-27/+37
2018-02-27drm/i915/psr2: Fix max resolution supported.Rodrigo Vivi1-3/+3
2018-02-27drm/i915/psr: Check for power state control capability.Dhinakaran Pandiyan1-0/+5
2018-02-27drm/i915/psr: Check for the specific AUX_FRAME_SYNC cap bit.Dhinakaran Pandiyan1-1/+1
2018-02-27drm/i915/psr: Extract PSR DPCD initialization and move it to intel_psr.cDhinakaran Pandiyan1-0/+68
2018-02-27drm/i915/psr: New power domain for AUX IO.Dhinakaran Pandiyan1-0/+41
2018-02-09drm/i915: Use INTEL_GEN everywhereTvrtko Ursulin1-2/+2
2018-01-19drm/i915/psr: Don't name status or debug registers like control registers.Dhinakaran Pandiyan1-12/+12
2018-01-12drm/i915/psr: Avoid initializing PSR if there is no sink support.Dhinakaran Pandiyan1-0/+9
2018-01-12drm/i915/psr: CAN_PSR() macro to check for PSR source and sink support.Dhinakaran Pandiyan1-15/+4
2018-01-12drm/i915/psr: Kill psr.source_ok flag.Dhinakaran Pandiyan1-2/+0
2017-12-20drm/i915/psr: Fix register name mess up.Dhinakaran Pandiyan1-8/+8
2017-11-09drm/i915: Nuke intel_digital_port->portVille Syrjälä1-2/+2
2017-10-17drm/i915: Remove mostly duplicated video DIP handling from PSR codeVille Syrjälä1-32/+2
2017-10-12drm/i915: Start tracking PSR state in crtc stateVille Syrjälä1-40/+45
2017-09-28drm/i915/psr: Set frames before SU entry for psr2vathsala nagaraju1-2/+11
2017-09-22drm/i915: Rename global i915 to i915_modparamsMichal Wajdeczko1-5/+5
2017-09-18drm/i915: Do not enable DRRS when PSR is enabledRadhakrishna Sripada1-0/+1
2017-09-13drm/i915: Refresh VLV/CHV PSR comments on HW PSR_state machine.Rodrigo Vivi1-12/+17
2017-09-11drm/i915/psr: Add enable_source vfunc.Rodrigo Vivi1-10/+4
2017-09-11drm/i915/psr: Add enable_sink vfunc.Rodrigo Vivi1-6/+3
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.