aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_ringbuffer.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2014-04-25drm/i915: Move all ring resets before setting the HWS pageChris Wilson1-20/+34
2014-03-31drm/i915/ringbuffer: prefer struct drm_i915_private to drm_i915_private_tJani Nikula1-19/+19
2014-03-28drm/i915: Broadwell expands ACTHD to 64bitChris Wilson1-6/+16
2014-03-28drm/i915: Remove the enabling of VS_TIMER_DISPATCH bit in MI MODE regAkash Goel1-1/+2
2014-03-13drm/i915/bdw: The TLB invalidation mechanism has been removed from INSTPMDamien Lespiau1-2/+8
2014-03-12drm/i915: warn if ring is active before sync flushNaresh Kumar Kachhi1-0/+4
2014-03-12drm/i915: wait for rings to become idle once disabledNaresh Kumar Kachhi1-0/+2
2014-03-12drm/i915: disable rings before HW status page setupNaresh Kumar Kachhi1-5/+5
2014-03-10Merge tag 'v3.14-rc6' into drm-intel-next-queuedDaniel Vetter1-0/+21
2014-03-07drm/i915: Implement command buffer parsing logicBrad Volkin1-0/+2
2014-03-05drm/i915: We implement WaDisableAsyncFlipPerfMode:bdwVille Syrjälä1-1/+1
2014-02-14drm/i915: Handle set_cache_level errors in the status page setupDaniel Vetter1-1/+3
2014-02-14drm/i915: Don't pin the status page as mappableDaniel Vetter1-1/+1
2014-02-14drm/i915: Don't set PIN_MAPPABLE for legacy ringbuffersDaniel Vetter1-1/+1
2014-02-14drm/i915: Handle set_cache_level errors in the pipe control scratch setupDaniel Vetter1-1/+3
2014-02-14drm/i915: Consolidate binding parameters into flagsDaniel Vetter1-6/+5
2014-02-12drm/i915: protect ringbuffer sarea update behind !MODESETDaniel Vetter1-1/+2
2014-02-11drm/i915: Add intel_ring_cachline_align()Ville Syrjälä1-0/+21
2014-02-06drm/i915: Prevent recursion by retiring requests when the ring is fullChris Wilson1-20/+5
2014-01-25Merge branch 'topic/ppgtt' into drm-intel-next-queuedDaniel Vetter1-6/+6
2014-01-22drm/i915: Fix disabled semaphoresBen Widawsky1-4/+6
2014-01-07drm/i915: Flush outstanding requests before allocating new seqnoChris Wilson1-4/+8
2013-12-18drm/i915: Make pin count per VMABen Widawsky1-6/+6
2013-12-17drm/i915: Don't emit mbox updates without semaphoresBen Widawsky1-5/+6
2013-11-28drm/i915: Add power well arguments to force wake routines.Deepak S1-2/+2
2013-11-26drm/i915: Drop forcewake w/a for missed interrupts/seqno on SandybridgeChris Wilson1-7/+0
2013-11-21drm/i915: Emit SRM after the MSG_FBC_REND_STATE LRIVille Syrjälä1-2/+4
2013-11-21drm/i915: Limit FBC flush to post batch flushVille Syrjälä1-2/+2
2013-11-14drm/i915/bdw: Add comment about gen8 HWS PGABen Widawsky1-0/+1
2013-11-08drm/i915/bdw: Take render error interrupt out of the maskDaniel Vetter1-2/+1
2013-11-08drm/i915/bdw: BSD init for gen8 alsoBen Widawsky1-1/+1
2013-11-08drm/i915/bdw: Render ring flushingBen Widawsky1-0/+42
2013-11-08drm/i915/bdw: unleash PPGTTBen Widawsky1-1/+4
2013-11-08drm/i915/bdw: Update MI_FLUSH_DWBen Widawsky1-4/+18
2013-11-08drm/i915/bdw: dispatch updates (64b related)Ben Widawsky1-3/+31
2013-11-08drm/i915/bdw: Implement interrupt changesBen Widawsky1-11/+85
2013-10-16drm/i915: Do a fuller init after resetBen Widawsky1-1/+3
2013-10-10drm/i915: Remove gen specific checks in MMIOBen Widawsky1-4/+2
2013-09-19drm/i915: s/HAS_L3_GPU_CACHE/HAS_L3_DPFBen Widawsky1-3/+3
2013-09-19drm/i915: Add second slice l3 remappingBen Widawsky1-4/+3
2013-09-10drm/i915: Write RING_TAIL once per-requestChris Wilson1-14/+16
2013-09-05drm/i915; Preallocate the lazy requestChris Wilson1-0/+10
2013-09-05drm/i915: Rename ring->outstanding_lazy_requestChris Wilson1-9/+9
2013-09-03drm/i915: Embed the ring->private within the struct intel_ring_bufferChris Wilson1-70/+29
2013-09-02Merge branch 'drm-next-3.12' of git://people.freedesktop.org/~agd5f/linux into drm-nextDave Airlie1-0/+12
2013-08-23drm/i915: wrap GEN6_PMIMR changesPaulo Zanoni1-6/+2
2013-08-23drm/i915: wrap GTIMR changesPaulo Zanoni1-16/+6
2013-08-22drm/i915: Initialize seqno for VECS tooBen Widawsky1-0/+2
2013-08-18drm/i915: Invalidate TLBs for the rings after a resetChris Wilson1-0/+12
2013-08-05drm/i915: Add VM to pinBen Widawsky1-4/+4
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.