aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_ringbuffer.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2017-11-15Merge tag 'drm-for-v4.15' of git://people.freedesktop.org/~airlied/linuxLinus Torvalds1-29/+155
2017-11-09drm/i915: Filter out spurious execlists context-switch interruptsChris Wilson1-2/+32
2017-11-02License cleanup: add SPDX GPL-2.0 license identifier to files with no licenseGreg Kroah-Hartman1-0/+1
2017-10-09drm/i915: Make i915_engine_info pretty printer to standaloneChris Wilson1-0/+4
2017-10-04drm/i915/execlists: Preemption!Chris Wilson1-0/+5
2017-09-25drm/i915: Make execlist port count variableMika Kuoppala1-4/+17
2017-09-25drm/i915: Add execlist_port_completeMika Kuoppala1-1/+13
2017-09-25drm/i915: Make own struct for execlist itemsMika Kuoppala1-21/+79
2017-09-18drm/i915: Cancel all ready but queued requests when wedgingChris Wilson1-0/+8
2017-09-13drm/i915/execlists: Read the context-status HEAD from the HWSPChris Wilson1-0/+3
2017-09-13drm/i915/execlists: Read the context-status buffer from the HWSPChris Wilson1-0/+3
2017-09-06drm/i915: Disable MI_STORE_DATA_IMM for i915g/i915gmChris Wilson1-11/+1
2017-08-18drm/i915: Don't use MI_STORE_DWORD_IMM on Sandybridge/vcsChris Wilson1-0/+12
2017-06-20drm/i915: Look for active requests earlier in the reset pathMichel Thierry1-0/+1
2017-05-17drm/i915: Split execlist priority queue into rbtree + linked listChris Wilson1-0/+9
2017-05-17drm/i915/execlists: Pack the count into the low bits of the port.requestChris Wilson1-2/+9
2017-05-04drm/i915: Micro-optimise hotpath through intel_ring_begin()Chris Wilson1-1/+2
2017-05-04drm/i915: Report the ring->space from intel_ring_update_space()Chris Wilson1-1/+1
2017-05-04drm/i915: Avoid the branch in computing intel_ring_space()Chris Wilson1-14/+22
2017-05-04drm/i915: Use engine->context_pin() to report the intel_ringChris Wilson1-2/+2
2017-04-28drm/i915: Sanitize engine context sizesJoonas Lahtinen1-3/+4
2017-04-26drm/i915: Skip waking the signaler when enabling before request submissionChris Wilson1-1/+2
2017-04-25drm/i915: Differentiate between sw write location into ring and last hw readChris Wilson1-2/+17
2017-04-11drm/i915: Rename intel_engine_cs.exec_id to uabi_idChris Wilson1-1/+1
2017-04-11drm/i915: Generate the engine name based on the instance numberOscar Mateo1-1/+3
2017-04-11drm/i915: Use the same vfunc for BSD2 ring initOscar Mateo1-1/+0
2017-04-11drm/i915: Classify the engines in class + instanceDaniele Ceraolo Spurio1-0/+4
2017-04-03drm/i915: intel_ring.engine is unusedChris Wilson1-3/+3
2017-03-27drm/i915: Refactor tests for validity of RING_TAILChris Wilson1-0/+11
2017-03-27drm/i915/execlists: Wrap tail pointer after reset tweakingChris Wilson1-2/+8
2017-03-27drm/i915: Use BIT() for computing the engine's flagChris Wilson1-2/+2
2017-03-27drm/i915: Remove unused intel_flush_status_page()Chris Wilson1-8/+0
2017-03-27drm/i915: Fixup intel_write_status_page() for old CPUs without clflushChris Wilson1-7/+15
2017-03-21drm/i915: Remove intel_ring.last_retired_headChris Wilson1-10/+0
2017-03-16drm/i915: Move engine->submit_request selection to a vfuncChris Wilson1-0/+4
2017-03-16drm/i915: make context status notifier head be per engineChangbin Du1-0/+3
2017-03-16drm/i915: Replace irq_seqno_barrier on hws write with a clflushChris Wilson1-0/+4
2017-03-03drm/i915: Don't use enums for hardware engine idMichal Wajdeczko1-16/+16
2017-03-03drm/i915: Split breadcrumbs spinlock into twoChris Wilson1-3/+5
2017-03-03drm/i915: Generalise wait for execlists to be idleChris Wilson1-0/+1
2017-03-03drm/i915: Ensure the engine is idle before manually changing HWSChris Wilson1-0/+2
2017-02-27drm/i915: Delay disabling the user interrupt for breadcrumbsChris Wilson1-2/+5
2017-02-27drm/i915: Signal first fence from irq handler if completeChris Wilson1-4/+4
2017-02-27drm/i915: Report both waiters and success from intel_engine_wakeup()Chris Wilson1-23/+3
2017-02-23drm/i915: Allow a request to be cancelledChris Wilson1-0/+1
2017-02-23drm/i915: Take a reference whilst processing the signaler requestChris Wilson1-1/+1
2017-02-23drm/i915: Protect the request->global_seqno with the engine->timeline lockChris Wilson1-1/+38
2017-02-23drm/i915: Keep a global seqno per-engineChris Wilson1-2/+2
2017-02-17drm/i915: Postpone fake breadcrumb interrupt until real interrupts ceaseChris Wilson1-1/+2
2017-02-17drm/i915: Consolidate gen8_emit_pipe_controlTvrtko Ursulin1-0/+11
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.