aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_ringbuffer.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2013-06-13drm/i915: store ring hangcheck actionMika Kuoppala1-0/+3
2013-06-11drm/i915: Don't count semaphore waits towards a stuck ringChris Wilson1-0/+1
2013-06-07drm/i915: Track when we dirty the scanout with render commandsChris Wilson1-0/+1
2013-06-03drm/i915: detect hang using per ring hangcheck_scoreMika Kuoppala1-0/+2
2013-05-31drm/i915: vebox interrupt get/putBen Widawsky1-2/+3
2013-05-31drm/i915: Convert irq_refounct to structBen Widawsky1-1/+3
2013-05-31drm/i915: Vebox ringbuffer initBen Widawsky1-0/+1
2013-05-31drm/i915: Introduce VECS: the 4th ringBen Widawsky1-1/+2
2013-05-31drm/i915: Semaphore MBOX update generalizationBen Widawsky1-1/+4
2013-05-31drm/i915: Comments for semaphore clarificationBen Widawsky1-2/+2
2013-05-31drm/i915: track ring progression using seqnosMika Kuoppala1-0/+6
2013-05-06drm/i915: put context upon switchingChris Wilson1-1/+1
2013-01-17Merge tag 'drm-intel-next-2012-12-21' of git://people.freedesktop.org/~danvet/drm-intel into drm-nextDave Airlie1-1/+10
2012-12-19drm/i915: Initialize hardware semaphore state on ring initMika Kuoppala1-1/+1
2012-12-19drm/i915: Introduce ring set_seqnoMika Kuoppala1-0/+9
2012-12-17drm/i915: Implement workaround for broken CS tlb on i830/845Daniel Vetter1-0/+1
2012-12-06drm/i915: Add intel_ring_handle_seqno wrapMika Kuoppala1-1/+1
2012-12-03drm/i915: Don't allow ring tail to reach the same cacheline as headVille Syrjälä1-0/+11
2012-11-29drm/i915: Rearrange code to only have a single method for waiting upon the ringChris Wilson1-8/+1
2012-11-29drm/i915: Preallocate next seqno before touching the ringChris Wilson1-3/+7
2012-11-11drm/i915: TLB invalidation with MI_FLUSH_DW requires a post-sync op v3Jesse Barnes1-0/+2
2012-10-17drm/i915: Allow DRM_ROOT_ONLY|DRM_MASTER to submit privileged batchbuffersChris Wilson1-1/+3
2012-08-10drm/i915: Lazily apply the SNB+ seqno w/aChris Wilson1-1/+8
2012-07-25drm/i915: Split i915_gem_flush_ring() into seperate invalidate/flush funcsChris Wilson1-0/+2
2012-07-25drm/i915: Remove the per-ring write listChris Wilson1-9/+0
2012-06-20drm/i915: disable flushing_list/gpu_write_listDaniel Vetter1-0/+1
2012-06-14drm/i915: possibly invalidate TLB before context switchBen Widawsky1-0/+4
2012-06-14drm/i915: context switch implementationBen Widawsky1-0/+1
2012-06-14drm/i915: context basic create & destroyBen Widawsky1-0/+2
2012-05-19drm/i915: Introduce for_each_ring() macroChris Wilson1-0/+6
2012-05-03drm/i915: fixup __iomem mixups in ringbuffer.cDaniel Vetter1-3/+4
2012-05-03drm/i915: move LP_RING&friends to i915_dma.cDaniel Vetter1-3/+0
2012-05-03drm/i915: Remove unused ring->irq_seqnoChris Wilson1-1/+0
2012-05-03drm/i915: kill waiting_seqnoBen Widawsky1-1/+0
2012-05-03drm/i915: Use a global lock for modifying global irq flagsChris Wilson1-2/+1
2012-04-13drm/i915: rip out ring->irq_maskDaniel Vetter1-2/+1
2012-04-09drm/i915: open code gen6+ ring irqsBen Widawsky1-0/+1
2012-02-15drm/i915: Record the tail at each request and use it to estimate the headChris Wilson1-0/+15
2012-01-29drm/i915: switch ring->id to be a real idDaniel Vetter1-10/+10
2011-09-21drm/i915: Dumb down the semaphore logicBen Widawsky1-3/+5
2011-09-19Drivers: i915: Fix all space related issues.Akshay Joshi1-4/+4
2011-07-12drm/i915/ringbuffer: Idling requires waiting for the ring to be emptyChris Wilson1-1/+1
2011-05-10drm/i915: proper use of forcewakeBen Widawsky1-16/+13
2011-05-10drm/1915: ringbuffer wait for idle functionBen Widawsky1-0/+6
2011-03-07Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson1-6/+7
2011-03-06drm/i915: Do not overflow the MMADDR write FIFOChris Wilson1-6/+7
2011-02-07drm/i915: Refine tracepointsChris Wilson1-0/+7
2011-01-24Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson1-1/+3
2011-01-20drm/i915/ringbuffer: Fix use of stale HEAD position whilst polling for spaceChris Wilson1-1/+0
2011-01-20drm/i915: Initialise ring vfuncs for old DRI pathsChris Wilson1-0/+3
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.