aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915
AgeCommit message (Expand)AuthorFilesLines
2021-11-16drm/i915: Disable D3Cold in s2idle and runtime pmTilak Tangudu1-0/+19
2021-11-16drm/i915: Skip error capture when wedged on initTvrtko Ursulin2-0/+4
2021-11-15drm/i915: Don't read query SSEU for non-existent slice 0 on old platformsMatt Roper1-2/+9
2021-11-15drm/i915/fbc: fix the FBC kernel-doc warningsJani Nikula1-3/+3
2021-11-15agp/intel-gtt: reduce intel-gtt dependencies moreJani Nikula1-0/+1
2021-11-15drm/i915: include intel-gtt.h only where neededJani Nikula3-1/+3
2021-11-15drm/i915/dsi/xelpd: Disable DC states in Video modeVandita Kulkarni1-0/+1
2021-11-15drm/i915/dsi/xelpd: Add DSI transcoder supportVandita Kulkarni1-2/+9
2021-11-15drm/i915/dsi/xelpd: Fix the bit mask for wakeup GBVandita Kulkarni2-2/+5
2021-11-12Merge tag 'drm-next-2021-11-12' of git://anongit.freedesktop.org/drm/drmLinus Torvalds13-135/+146
2021-11-12drm/i915/guc/slpc: Check GuC status before freq boostVinay Belgaumkar1-0/+4
2021-11-12drm/i915: make array states static constColin Ian King1-1/+1
2021-11-12BackMerge tag 'v5.15' into drm-nextDave Airlie1-0/+3
2021-11-11drm/i915/dg2: Program recommended HW settingsMatt Roper2-1/+34
2021-11-11drm/i915/dg2: Add initial gt/ctx/engine workaroundsMatt Roper3-21/+372
2021-11-11drm/i915/xehpsdv: Add initial workaroundsStuart Summers3-13/+146
2021-11-11drm/i915/psr: Fix PSR2 handling of multiplanar formatJosé Roberto de Souza1-4/+8
2021-11-11drm/1915/fbc: Replace plane->has_fbc with a pointer to the fbc instanceVille Syrjälä5-26/+24
2021-11-11drm/i915/fbc: Start passing around intel_fbcVille Syrjälä7-208/+200
2021-11-11drm/i915/fbc: s/dev_priv/i915/Ville Syrjälä1-263/+263
2021-11-11drm/i915: Relocate FBC_LLC_READ_CTRLVille Syrjälä1-3/+3
2021-11-11drm/i915/fbc: Finish polishing FBC1 registersVille Syrjälä2-27/+37
2021-11-11drm/i915/fbc: Clean up all register definesVille Syrjälä3-61/+62
2021-11-11drm/i915/fbc: Nuke BDW_FBC_COMP_SEG_MASKVille Syrjälä2-6/+2
2021-11-11drm/i915/fbc: Introduce intel_fbc_set_false_color()Ville Syrjälä3-17/+30
2021-11-11drm/i915/fbc: Introduce .program_cfb() vfuncVille Syrjälä1-19/+37
2021-11-11drm/i915/fbc: s/gen7/ivb/Ville Syrjälä1-8/+8
2021-11-11drm/i915/fbc: Introduce .nuke() vfuncVille Syrjälä1-61/+84
2021-11-11drm/i915/fbc: Introduce intel_fbc_funcsVille Syrjälä2-28/+55
2021-11-11drm/i915/fbc: Extract helpers to compute FBC control register valuesVille Syrjälä1-61/+87
2021-11-11drm/i915/fbc: Introduce intel_fbc_is_compressing()Ville Syrjälä3-19/+41
2021-11-11drm/i915/fbc: Just use params->fence_y_offset alwaysVille Syrjälä1-6/+4
2021-11-11drm/i915/fbc: Extract {skl,glk}_fbc_program_cfb_stride()Ville Syrjälä1-19/+32
2021-11-11drm/i915/fbc: Extract snb_fbc_program_fence()Ville Syrjälä1-20/+19
2021-11-11drm/i915/dsi: transmit brightness command in HS stateWilliam Tseng1-0/+4
2021-11-11drm/i915/dp: For PCON TMDS mode set only the relavant bits in config DPCDAnkit Nautiyal1-1/+23
2021-11-11drm/i915/dp: Optimize the FRL configuration for HDMI2.1 PCONAnkit Nautiyal1-14/+23
2021-11-11drm/i915/ttm: Fix illegal addition to shrinker listThomas Hellström1-10/+21
2021-11-10drm/i915: split general MMIO setup from per-GT uncore initDaniele Ceraolo Spurio3-15/+13
2021-11-10drm/i915: rework some irq functions to take intel_gt as argumentPaulo Zanoni1-11/+15
2021-11-10Revert "drm/i915/tgl/dsi: Gate the ddi clocks after pll mapping"Vandita Kulkarni1-8/+2
2021-11-10drm/i915/selftests: Use clear_and_wake_up_bit() for the per-engine reset bitlocksThomas Hellström2-9/+13
2021-11-10drm/i915/gem: Fix gem_madvise for ttm+shmem objectsThomas Hellström1-1/+2
2021-11-10Merge tag 'drm-intel-next-fixes-2021-11-09' of git://anongit.freedesktop.org/drm/drm-intel into drm-nextDave Airlie13-111/+148
2021-11-09drm/i915/guc: Refcount context during error captureJohn Harrison1-0/+14
2021-11-09drm/i915: pin: delete duplicate check in intel_pin_and_fence_fb_obj()Dan Carpenter1-7/+5
2021-11-10drm/i915: Call intel_update_active_dpll() for both bigjoiner pipesVille Syrjälä1-1/+7
2021-11-10drm/i915: Use unlocked register accesses for LUT loadsVille Syrjälä2-66/+66
2021-11-10drm/i915: Use vblank workers for gamma updatesVille Syrjälä5-10/+129
2021-11-10drm/i915: Do vrr push before sampling the frame counterVille Syrjälä1-3/+3
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.