aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/msm/adreno/a6xx_gmu.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2022-09-01drm/msm/a6xx: Handle GMU prepare-slumber hfi failureAkhil P Oommen1-1/+5
2022-08-28drm/msm/a6xx: Improve gpu recovery sequenceAkhil P Oommen1-30/+47
2022-07-06drm/msm/adreno: Do not propagate void return valuesGeert Uytterhoeven1-1/+1
2022-07-06drm/msm/adreno: Add A619 supportKonrad Dybcio1-2/+11
2022-07-06drm/msm/adreno: Remove dead codeKonrad Dybcio1-2/+0
2022-07-06drm/msm: Avoid unclocked GMU register access in 6xx gpu_busyDouglas Anderson1-6/+7
2022-04-21drm/msm/gem: Drop PAGE_SHIFT for address space mmRob Clark1-1/+1
2021-11-29drm/msm/gpu: Name GMU bosRob Clark1-9/+13
2021-11-29drm/msm/gpu: Add a comment in a6xx_gmu_init()Rob Clark1-0/+3
2021-10-15drm/msm: Fix potential Oops in a6xx_gmu_rpmh_init()Dan Carpenter1-3/+3
2021-10-15drm: Use IS_ERR() instead of IS_ERR_OR_NULL()Wang Qing1-2/+2
2021-10-01drm/msm/a6xx: Serialize GMU communicationRob Clark1-0/+6
2021-08-10drm/msm: Add adreno_is_a640_family()Rob Clark1-3/+2
2021-08-07drm: msm: Add 680 gpu to the adreno gpu listBjorn Andersson1-2/+3
2021-07-31drm/msm/a6xx: Add support for Adreno 7c Gen 3 gpuAkhil P Oommen1-2/+6
2021-07-27drm/msm: drop drm_gem_object_put_locked()Rob Clark1-6/+6
2021-06-23drm/msm/a6xx: add support for Adreno 660 GPUJonathan Marek1-8/+24
2021-06-23drm/msm/a6xx: add GMU_CX_GMU_CX_FALNEXT_INTF write for a650Jonathan Marek1-1/+3
2021-06-23drm/msm/a6xx: use AOP-initialized PDC for a650Jonathan Marek1-5/+16
2021-06-23drm/msm: Convert to use resource-managed OPP APIYangtao Li1-1/+1
2021-04-07drm/msm/a6xx: Fix perfcounter oob timeoutAkhil P Oommen1-3/+9
2021-04-07Merge tag 'drm-msm-fixes-2021-04-02' into msm-nextRob Clark1-1/+1
2021-02-25Merge tag 'drm-next-2021-02-26' of git://anongit.freedesktop.org/drm/drmLinus Torvalds1-43/+62
2021-02-23drm/msm: fix a6xx_gmu_clear_oobJonathan Marek1-1/+1
2021-02-02drm: msm: Migrate to dev_pm_opp_set_opp()Viresh Kumar1-4/+4
2021-01-31drm/msm: Clean up GMU OOB set/clear handling.Eric Anholt1-62/+62
2021-01-31drm/msm: Fix race of GPU init vs timestamp power management.Eric Anholt1-3/+22
2020-11-01drm/msm/gpu: Convert retire/recover work to kthread_workerRob Clark1-3/+1
2020-09-29Merge tag 'drm-msm-next-2020-09-27' of https://gitlab.freedesktop.org/drm/msm into drm-nextDave Airlie1-0/+3
2020-09-09drm/msm/gpu: Add GPU freq_change tracesRob Clark1-0/+3
2020-08-28Merge tag 'drm-fixes-2020-08-28' of git://anongit.freedesktop.org/drm/drmLinus Torvalds1-9/+29
2020-08-23treewide: Use fallthrough pseudo-keywordGustavo A. R. Silva1-1/+1
2020-08-22drm/msm/a6xx: fix frequency not always being restored on GMU resumeJonathan Marek1-0/+1
2020-08-22drm/msm/a6xx: fix gmu start on newer firmwareDmitry Baryshkov1-1/+11
2020-08-17drm: msm: a6xx: use dev_pm_opp_set_bw to scale DDRSharat Masetty1-8/+17
2020-07-31drm: msm: a6xx: fix gpu failure after system resumeAkhil P Oommen1-8/+10
2020-07-31drm: msm: a6xx: send opp instead of a frequencySharat Masetty1-41/+48
2020-06-22drm/msm: Fix up the rest of the messed up address sizesJordan Crouse1-1/+1
2020-05-23drm/msm/a6xx: skip HFI set freq if GMU is powered downJonathan Marek1-9/+9
2020-05-23drm/msm: Refactor address space initializationJordan Crouse1-4/+3
2020-05-23drm/msm: Attach the IOMMU device during initializationJordan Crouse1-7/+0
2020-05-18drm/msm/a6xx: enable GMU logJonathan Marek1-0/+15
2020-05-18drm/msm/a6xx: update pdc/rscc GMU registers for A640/A650Jonathan Marek1-34/+56
2020-05-18drm/msm/a6xx: A640/A650 GMU firmware pathJonathan Marek1-16/+122
2020-05-18drm/msm/a6xx: HFI v2 for A640 and A650Jonathan Marek1-14/+52
2020-05-18drm/msm/a6xx: use msm_gem for GMU memory objectsJonathan Marek1-36/+79
2020-05-18drm/msm: Check for powered down HW in the devfreq callbacksJordan Crouse1-0/+8
2020-05-18drm/msm/a6xx: Fix a typo in an error messageChristophe JAILLET1-2/+2
2020-03-20drm/msm/a6xx: Use the DMA API for GMU memory objectsJordan Crouse1-102/+13
2020-02-11drm/msm: Fix a6xx GMU shutdown sequenceJordan Crouse1-6/+31
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.