aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/nouveau/core/engine/graph (follow)
AgeCommit message (Expand)AuthorFilesLines
2014-01-23drm/nv50/gr: print mpc trap name when it's not an mp trapIlia Mirkin1-0/+20
2014-01-23drm/nv50/gr: update list of mp errors, make it a bitfieldIlia Mirkin1-8/+10
2014-01-23drm/nv50/gr: add more trap names to print on errorIlia Mirkin1-58/+70
2014-01-23drm/nvf0/gr: enable acceleration with our chsw ucodeBen Skeggs1-1/+1
2014-01-23drm/nv108/gr: enable acceleration with our chsw ucodeBen Skeggs1-1/+1
2014-01-23drm/nvc0-/gr: handle fwmthd interrupts in ucodeBen Skeggs7-294/+308
2014-01-23drm/nvc0-/gr: fiddle some magic around strand initBen Skeggs7-1110/+1191
2014-01-23drm/nv108/gr: initial support (need external fuc)Ben Skeggs10-7/+3070
2014-01-23drm/nvf0/gr: remove a copy+pasto in ctx reglistBen Skeggs1-1/+0
2014-01-23drm/nvc0-/gr: bring in some macros to abstract falcon isa differencesBen Skeggs12-3943/+4431
2014-01-07drm/nvc0/gr: fix mthd data submissionKelly Doran1-1/+1
2013-11-14drm/nvc0-/gr: shift wrapping bug in nvc0_grctx_generate_r406800Dan Carpenter1-1/+1
2013-11-08drm/nouveau/perfmon: initial infrastructure to expose performance countersBen Skeggs1-1/+1
2013-11-08drm/nvc0-/gr: fix a number of missing explicit array terminators...Ben Skeggs3-0/+6
2013-11-08drm/nv10: fix chipset checks, mostly for the benefit of nv1aIlia Mirkin1-5/+9
2013-09-04drm/nouveau: remove duplicate copy of nv44_graph_classIlia Mirkin1-0/+3
2013-07-08drm/nvc0/gr: fix gpc firmware regressionMaarten Lankhorst2-20/+23
2013-07-05drm/nvc0-/gr: remove some more of the hardcoded register writesBen Skeggs3-28/+6
2013-07-05drm/nvc0-/gr: factor out yet more unknown magic into versioned functionsBen Skeggs9-14/+42
2013-07-05drm/nvf0-/gr: ctxsw scratch reg count got bumped to 16Ben Skeggs12-3034/+3303
2013-07-05drm/nvc0-/gr: remove hardcoding of UNK count/mask in GPCCS ucodeBen Skeggs4-95/+129
2013-07-05drm/nvf0/gr: build cs ucode for GK110Ben Skeggs6-0/+1431
2013-07-05drm/nvc0-/gr: extend one of the magic calculations for >4 GPCsBen Skeggs1-6/+11
2013-07-05drm/nvf0/gr: fix ddx shaders locking up on meBen Skeggs3-3/+54
2013-07-05drm/nvf0/gr: enable support, if external cs ucode is availableBen Skeggs2-1/+6
2013-07-05drm/nvf0/gr: magic sequence that makes PGRAPH come out of hidingBen Skeggs1-2/+48
2013-07-05drm/nvd7/gr: initial supportMaarten Lankhorst19-19/+1926
2013-07-05drm/nvc0-/gr: generate cs register lists from grctx dataBen Skeggs11-2073/+1152
2013-07-05drm/nvc0-/gr: tpc regs a subset of gpc, add separate list for gpc/unk regsBen Skeggs8-34/+52
2013-07-05drm/nve0-/gr: some new gpc registers can have multiple copiesBen Skeggs4-180/+227
2013-07-05drm/nvc0-/gr: pull out a group of separately context-switched gpc regsBen Skeggs6-96/+68
2013-07-05drm/nvc0-/gr: make register lists from initvals functionsBen Skeggs17-8406/+6092
2013-07-01drm/gr/nvc0-: merge nvc0/nve0 ucode, and use cpp instead of m4Ben Skeggs14-2587/+1270
2013-07-01drm/nvc0/gr: cleanup register lists, and add nvce/nvcf to switchesBen Skeggs6-600/+344
2013-07-01drm/nvc8/gr: update initial register/context valuesBen Skeggs6-10/+74
2013-07-01drm/nvc4/gr: update initial register/context valuesBen Skeggs6-9/+62
2013-07-01drm/nvc1/gr: update initial register/context valuesBen Skeggs6-35/+80
2013-07-01drm/nvc3/gr: update initial register/context valuesBen Skeggs6-12/+112
2013-07-01drm/nvc0/gr: update initial register/context valuesBen Skeggs6-544/+1042
2013-07-01drm/nvd9/gr: update initial register/context valuesBen Skeggs6-74/+482
2013-07-01drm/nve4/gr: update initial register/context valuesBen Skeggs4-157/+31
2013-07-01drm/nvc0-/gr: bump maximum gpc/tpc limitsBen Skeggs1-2/+4
2013-07-01drm/nvf0/gr: initial register/context setupBen Skeggs6-482/+1057
2013-07-01drm/nve7/gr: update initial register/context valuesBen Skeggs4-3/+12
2013-07-01drm/nve6/gr: update initial register/context valuesBen Skeggs4-113/+383
2013-07-01drm/nv50/vm: remove explicit vm knowledge from enginesBen Skeggs1-12/+6
2013-07-01drm/nvc0/gr: port mp trap handling from calim's kepler codeBen Skeggs1-6/+38
2013-07-01drm/nve0/gr: attempt to resume after sm trapsBen Skeggs1-16/+6
2013-07-01drm/nve0/gr: s/tp/tpc/Ben Skeggs1-26/+27
2013-07-01drm/nve0/ce: link ce2 to its engine, rather than from graphicsBen Skeggs1-1/+0
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.