aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/nouveau/nv10_graph.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2011-07-25drm/nouveau/gr: disable fifo access and idle before suspend ctx unloadBen Skeggs1-0/+5
2011-07-25drm/nouveau: pass flag to engine fini() method on suspendBen Skeggs1-1/+1
2011-07-25drm/nouveau: replace nv04_graph_fifo_access() use with direct reg bashingBen Skeggs1-4/+4
2011-05-16drm/nouveau: move set_tile_region to nouveau_exec_engineBen Skeggs1-1/+2
2011-05-16drm/nv10/gr: move to exec engine interfacesBen Skeggs1-96/+110
2011-05-16drm/nouveau: Fix brace placement checkpatch.pl errors.Emil Velikov1-2/+1
2010-12-08drm/nv04-nv10: Don't re-enable FIFO access multiple times after IRQ dispatch.Francisco Jerez1-12/+0
2010-12-03drm/nouveau: tidy+move PGRAPH ISRs to their respective *_graph.c filesBen Skeggs1-2/+70
2010-12-03drm/nouveau: Rework tile region handling.Francisco Jerez1-10/+7
2010-12-03drm/nouveau: Implement the pageflip ioctl.Francisco Jerez1-0/+4
2010-12-03drm/nv10: fix thinko and let nv17 do 3d again :)Ben Skeggs1-1/+1
2010-12-03drm/nouveau: only expose the object classes that are supported by the chipsetBen Skeggs1-37/+55
2010-12-03drm/nouveau: use object class structs more extensivelyBen Skeggs1-0/+1
2010-12-03drm/nouveau: store engine type in gpuobj class structsBen Skeggs1-20/+20
2010-12-03drm/nouveau: Refactor context destruction to avoid a lock ordering issue.Francisco Jerez1-0/+15
2010-12-03drm/nouveau: add more fine-grained locking to channel list + structuresBen Skeggs1-2/+2
2010-09-24drm/nv10: Don't oops if the card wants to switch to a channel with no grctx.Francisco Jerez1-1/+1
2010-08-06drm/nv10: Fix up switching of NV10TCL_DMA_VTXBUF.Francisco Jerez1-50/+125
2010-01-11drm/nouveau: Pre-G80 tiling support.Francisco Jerez1-11/+17
2009-12-16drm/nv10: Add the initial graph context and soft methods needed for LMA.Francisco Jerez1-43/+154
2009-12-11drm/nouveau: Add DRM driver for NVIDIA GPUsBen Skeggs1-0/+892