aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/nouveau/nv50_instmem.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2012-10-02UAPI: (Scripted) Remove redundant DRM UAPI header #inclusions from drivers/gpu/.David Howells1-1/+0
2012-05-24drm/nv50: fix ramin heap size for kernel channel tooMarcin Slusarz1-1/+1
2011-06-23drm/nouveau: will need to specify channel for vm-ful gpuobj allocationsBen Skeggs1-2/+3
2011-06-23drm/nvc0: fix suspend/resume of PGRAPH/PCOPYnBen Skeggs1-2/+1
2011-04-20drm/nouveau: split ramin_lock into two locks, one hardirq safeBen Skeggs1-4/+6
2011-03-16Merge commit '5359533801e3dd3abca5b7d3d985b0b33fd9fe8b' into drm-core-nextDave Airlie1-0/+8
2011-03-08drm/nv50-nvc0: prevent multiple vm/bar flushes occuring simultanenouslyBen Skeggs1-0/+8
2011-02-25drm/nouveau: rename nouveau_vram to nouveau_memBen Skeggs1-1/+1
2011-02-23drm/nouveau: don't munge in drm_mm internalsDaniel Vetter1-2/+2
2011-01-17drm/nvc0: enable protection of system-use-only structures in vmBen Skeggs1-2/+5
2010-12-21drm/nouveau: modify vm to accomodate dual page tables for nvc0Ben Skeggs1-9/+7
2010-12-16drm/nv50: fix a couple of vm init issuesFrancisco Jerez1-6/+7
2010-12-08drm/nouveau: kick vram functions out into an "engine"Ben Skeggs1-3/+6
2010-12-08drm/nouveau: allow gpuobj vinst to be a virtual address when necessaryBen Skeggs1-2/+23
2010-12-08drm/nv50: tidy up PCIEGART implementationBen Skeggs1-9/+3
2010-12-08drm/nv50: implement global channel address space on new VM codeBen Skeggs1-34/+14
2010-12-08drm/nv50: implement BAR1/BAR3 management on top of new VM codeBen Skeggs1-149/+109
2010-12-08drm/nv50: import new vm codeBen Skeggs1-9/+3
2010-12-08drm/nv50: implement custom vram mmBen Skeggs1-0/+1
2010-12-03drm/nouveau: rework gpu-specific instmem interfacesBen Skeggs1-57/+73
2010-12-03drm/nouveau: simplify gpuobj suspend/resumeBen Skeggs1-18/+3
2010-12-03drm/nouveau: pass gpuobj alignment request down into backing allocatorBen Skeggs1-5/+5
2010-12-03drm/nouveau: add more fine-grained locking to channel list + structuresBen Skeggs1-7/+7
2010-11-18drm/nv50: implement possible workaround for NV86 PGRAPH TLB flush hangBen Skeggs1-1/+0
2010-10-05drm/ttm: restructure to allow driver to plug in alternate memory managerBen Skeggs1-1/+1
2010-09-24drm/nv50: flush bar1 vm / dma object setup before poking 0x1708Ben Skeggs1-0/+2
2010-09-24drm/nouveau: Remove implicit argument from nv_wait().Francisco Jerez1-3/+3
2010-09-24drm/nouveau: tidy ram{ht,fc,ro} a bitBen Skeggs1-4/+0
2010-09-24drm/nouveau: rework init ordering so nv50_instmem.c can be less badBen Skeggs1-188/+153
2010-09-24drm/nv50: allow gpuobjs that aren't mapped into apertureBen Skeggs1-0/+2
2010-09-24drm/nouveau: simplify fake gpu objectsBen Skeggs1-11/+8
2010-09-24drm/nouveau: remove nouveau_gpuobj_ref completely, replace with sanityBen Skeggs1-69/+57
2010-09-24drm/nouveau: modify object accessors, offset in bytes rather than dwordsBen Skeggs1-4/+6
2010-09-03drm/nv50: initialize ramht_refs list for faked 0 channelMarcin Slusarz1-0/+2
2010-08-17drm/nv50-nvc0: ramht_size is meant to be in bytes, not entriesBen Skeggs1-1/+1
2010-07-26drm/nv50: correct wait condition for instmem flushBen Skeggs1-2/+2
2010-07-26drm/nv50: use correct PRAMIN flush register on original nv50Ben Skeggs1-0/+8
2010-07-13drm/nv50: move tlb flushing to a helper functionBen Skeggs1-13/+10
2010-07-13drm/nouveau: add instmem flush() hookBen Skeggs1-27/+6
2010-07-13drm/nouveau: use drm_mm in preference to custom code doing the same thingBen Skeggs1-7/+5
2010-06-01drm: Remove drm_resource wrappersJordan Crouse1-1/+1
2010-04-09drm/nv50: fix instmem init on IGPs if stolen mem crosses 4GiB markBen Skeggs1-3/+4
2010-04-09drm/nouveau: detect vram amount once, and save the valueBen Skeggs1-7/+2
2010-02-25drm/nouveau: use ALIGN instead of open coding itMatt Turner1-1/+1
2010-02-23drm/nv50: fix instmem binding on IGPs to point at stolen system memoryBen Skeggs1-18/+40
2009-12-11drm/nouveau: Add DRM driver for NVIDIA GPUsBen Skeggs1-0/+509
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.