aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/nouveau/nvkm/engine/disp/sorg94.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2022-07-27drm/nouveau/disp: merge head/outp/ior code into chipset filesBen Skeggs1-302/+0
2022-07-27drm/nouveau/disp: collapse nv50_disp into nvkm_dispBen Skeggs1-1/+1
2021-12-16drm/nouveau/disp/dp: explicitly control scrambling when setting patternBen Skeggs1-1/+12
2018-05-18drm/nouveau/disp/nv50-: fetch mask of available sors during oneinitBen Skeggs1-1/+9
2017-06-17drm/nouveau/disp/nv50-: avoid creating ORs that aren't present on HWBen Skeggs1-1/+1
2017-06-16drm/nouveau/disp/nv50-: implement a common supervisor 3.0Ben Skeggs1-46/+17
2017-06-16drm/nouveau/disp/nv50-: implement a common supervisor 2.2Ben Skeggs1-5/+56
2017-06-16drm/nouveau/disp/dp: determine link bandwidth requirements from head stateBen Skeggs1-0/+1
2017-06-16drm/nouveau/disp: remove hw-specific customisation of output pathsBen Skeggs1-11/+0
2017-06-16drm/nouveau/disp/g94-: port OR DP drive setting control to nvkm_iorBen Skeggs1-48/+11
2017-06-16drm/nouveau/disp/g94-: port OR DP training pattern control to nvkm_iorBen Skeggs1-6/+5
2017-06-16drm/nouveau/disp/g94-: port OR DP link power control to nvkm_iorBen Skeggs1-8/+7
2017-06-16drm/nouveau/disp/g94-: port OR DP link setup to nvkm_iorBen Skeggs1-9/+9
2017-06-16drm/nouveau/disp/g94-: port OR DP lane mapping to nvkm_iorBen Skeggs1-8/+4
2017-06-16drm/nouveau/disp/nv50-: port OR power state control to nvkm_iorBen Skeggs1-0/+1
2017-06-16drm/nouveau/disp/nv50-: fetch head/OR state at beginning of supervisorBen Skeggs1-0/+24
2017-06-16drm/nouveau/disp: introduce input/output resource abstractionBen Skeggs1-0/+11
2017-06-16drm/nouveau/disp: shuffle functions aroundBen Skeggs1-35/+160
2017-02-17drm/nouveau/disp/g94: remove unused sor implementationBen Skeggs1-7/+0
2016-10-12drm/nouveau/disp: remove unused function in sorg94.cBaoyou Xie1-8/+0
2015-08-28drm/nouveau/disp: transition outp/conn away from being based on nvkm_objectBen Skeggs1-24/+38
2015-08-28drm/nouveau/disp: switch to new-style timer macrosBen Skeggs1-1/+4
2015-08-28drm/nouveau/disp: switch to device pri macrosBen Skeggs1-12/+16
2015-08-28drm/nouveau/disp: cosmetic changesBen Skeggs1-22/+22
2015-08-28drm/nouveau/device: include core/device.h automatically for subdevs/enginesBen Skeggs1-1/+0
2015-08-28drm/nouveau/disp/dp: gm1xx appears to have same dp lane ordering as gm2xxBen Skeggs1-2/+5
2015-08-28drm/nouveau/disp/dp: fix some tx_pu mishandlingBen Skeggs1-1/+1
2015-01-22drm/nouveau/disp: namespace + nvidia gpu names (no binary change)Ben Skeggs1-0/+145
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.