aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/nouveau/nvkm/engine/disp/sorgm107.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2018-05-18drm/nouveau/disp/nv50-: fetch mask of available sors during oneinitBen Skeggs1-1/+1
2017-06-17drm/nouveau/disp/nv50-: avoid creating ORs that aren't present on HWBen Skeggs1-1/+1
2017-06-16drm/nouveau/disp/nv50-: implement a common supervisor 2.2Ben Skeggs1-0/+3
2017-06-16drm/nouveau/disp: remove hw-specific customisation of output pathsBen Skeggs1-12/+0
2017-06-16drm/nouveau/disp/gf119-: port OR DP VCPI control to nvkm_iorBen Skeggs1-1/+1
2017-06-16drm/nouveau/disp/gt215-: port HDA ELD controls to nvkm_iorBen Skeggs1-0/+5
2017-06-16drm/nouveau/disp/g94-: port OR DP drive setting control to nvkm_iorBen Skeggs1-1/+1
2017-06-16drm/nouveau/disp/g94-: port OR DP training pattern control to nvkm_iorBen Skeggs1-7/+6
2017-06-16drm/nouveau/disp/g94-: port OR DP link power control to nvkm_iorBen Skeggs1-1/+1
2017-06-16drm/nouveau/disp/g94-: port OR DP link setup to nvkm_iorBen Skeggs1-1/+1
2017-06-16drm/nouveau/disp/g94-: port OR DP lane mapping to nvkm_iorBen Skeggs1-0/+3
2017-06-16drm/nouveau/disp/g84-: port OR HDMI control to nvkm_iorBen Skeggs1-0/+3
2017-06-16drm/nouveau/disp/nv50-: port OR power state control to nvkm_iorBen Skeggs1-0/+1
2017-06-16drm/nouveau/disp/nv50-: fetch head/OR state at beginning of supervisorBen Skeggs1-0/+1
2017-06-16drm/nouveau/disp: introduce input/output resource abstractionBen Skeggs1-0/+11
2017-06-16drm/nouveau/disp: shuffle functions aroundBen Skeggs1-1/+0
2016-11-07drm/nouveau/disp/sor/gf119-: add method to program mst payload informationBen Skeggs1-0/+1
2016-06-07drm/nouveau/disp/sor/gm107: training pattern registers are like gm200Ben Skeggs1-0/+53
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.