aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/radeon/r600_blit_kms.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2012-05-23drm/radeon: add PRIME support (v2)Alex Deucher1-1/+1
2012-05-09drm/radeon: remove r600 blit mutex v2Christian König1-59/+40
2012-02-03drm/radeon/kms: common definitions for blit copy codeIlija Hadzic1-14/+1
2012-02-02drm/radeon/kms/blit: fix blit copy for very large buffersIlija Hadzic1-10/+25
2012-01-05drm/radeon: make ib size variableJerome Glisse1-7/+9
2011-12-20drm/radeon: rename struct radeon_cp to radeon_ringChristian König1-114/+114
2011-12-20drm/radeon: make cp variable an arrayChristian König1-10/+10
2011-12-20drm/radeon: make all functions work with multiple rings.Christian König1-106/+115
2011-11-01drm/radeon: flush read cache for gtt with fence on r6xx and newer GPU V3Jerome Glisse1-2/+2
2011-11-01drm/radeon/kms: rework texture cache flush in r6xx+ blit codeAlex Deucher1-5/+5
2011-10-18drm/radeon/kms: rename a variable for consistencyIlija Hadzic1-13/+14
2011-10-18drm/radeon/kms: cleanup r600 blit codeIlija Hadzic1-45/+49
2011-10-18drm/radeon/kms: demystify r600 blit codeIlija Hadzic1-13/+17
2011-10-18drm/radeon/kms: simplify r6xx blit codeAlex Deucher1-173/+107
2011-10-18drm/radeon: Move more code out of lineAndi Kleen1-1/+1
2011-03-16Merge commit '5359533801e3dd3abca5b7d3d985b0b33fd9fe8b' into drm-core-nextDave Airlie1-2/+2
2011-03-14Merge remote branch 'intel/drm-intel-next' of ../drm-next into drm-core-nextDave Airlie1-8/+21
2011-03-14drm/radeon: fix problem with changing active VRAM size. (v2)Dave Airlie1-2/+2
2011-02-23drm/radeon: embed struct drm_gem_objectDaniel Vetter1-1/+1
2011-02-14drm/radeon/kms: use linear aligned for 6xx/7xx bo blitsAlex Deucher1-2/+2
2011-02-14drm/radeon/kms: 6xx/7xx big endian fixesCédric Cano1-6/+19
2010-11-18drm/radeon/kms: fix alignment when allocating buffersAlex Deucher1-1/+1
2010-10-19Merge branch 'drm-fixes' of /home/airlied/kernel/linux-2.6 into drm-core-nextDave Airlie1-0/+2
2010-10-12drm/radeon/kms: avoid corner case issue with unmappable vram V2Jerome Glisse1-0/+2
2010-10-06drm/radeon/kms: make sure blit addr masks are 64 bitAlex Deucher1-4/+4
2010-10-06drm/radeon/kms: add drm blit support for evergreenAlex Deucher1-24/+2
2010-10-06drm/radeon/kms: clean up r6xx/r7xx blit init (v2)Alex Deucher1-2/+15
2010-09-13drm/radeon: add some missing copyright headersAlex Deucher1-0/+25
2010-04-06drm/radeon/kms: simplify & improve GPU reset V2Jerome Glisse1-0/+3
2010-03-01drm/radeon: use ALIGN instead of open coding itMatt Turner1-2/+2
2010-02-18drm/radeon/kms: remove HDP flushes from fence emit (v2)Alex Deucher1-2/+2
2010-02-16drm/radeon/kms: fix indirect buffer management V2Jerome Glisse1-3/+0
2010-02-09drm/radeon/kms/r600: reduce gpu cache flushingAlex Deucher1-11/+2
2010-02-01drm/radeon/kms: Bailout of blit if error happen & protect with mutex V3Jerome Glisse1-2/+5
2010-01-14drm/radeon/kms: Fix r600 blit cleanup pathJerome Glisse1-6/+8
2010-01-08drm/radeon/kms: Schedule host path read cache flush through the ring V2Jerome Glisse1-2/+2
2009-12-02drm/radeon/kms: Rework radeon object handlingJerome Glisse1-11/+19
2009-12-02drm/radeon/kms: Add support for interrupts on r6xx/r7xx chips (v3)Alex Deucher1-2/+2
2009-11-06drm/radeon/kms/r600: fix rs880 support v2Alex Deucher1-1/+1
2009-10-12drm/radeon: Revert "drm/r600: avoid assigning vb twice in blit code"Dave Airlie1-2/+1
2009-10-08drm/r600: avoid assigning vb twice in blit codeRobert Noland1-1/+2
2009-09-23drm/radeon/r600: set correct pitch for 4 byte copyAndre Maasikas1-1/+1
2009-09-18drm/radeon/r600: fix some issues with suspend/resume.Dave Airlie1-9/+2
2009-09-18drm/r600/kms: fixup number of loops per blit calculation.Dave Airlie1-7/+14
2009-09-16drm/radeon/kms: IB locking dumps out a lockdep ordering issueDave Airlie1-1/+1
2009-09-12drm/radeon/kms/r600: fix blit dword count for non r6xxAlex Deucher1-2/+7
2009-09-10drm/radeon/kms/r600: fix blit supportAlex Deucher1-8/+31
2009-09-08drm/radeon/kms: add r600 KMS supportJerome Glisse1-0/+777
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.