aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/tegra/dp.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2022-04-25drm: Rename dp/ to display/Thomas Zimmermann1-1/+1
2022-02-25drm/dp: Fix OOB read when handling Post Cursor2 registerKees Cook1-1/+10
2022-01-17drm/dp: Move public DisplayPort headers into dp/Thomas Zimmermann1-1/+1
2019-10-28drm/tegra: sor: Add DisplayPort supportThierry Reding1-4/+6
2019-10-28drm/tegra: dp: Add DisplayPort link training helperThierry Reding1-0/+456
2019-10-28drm/tegra: dp: Add support for eDP link ratesThierry Reding1-0/+127
2019-10-28drm/tegra: dp: Add drm_dp_link_choose() helperThierry Reding1-0/+55
2019-10-28drm/tegra: dp: Enable alternate scrambler reset when supportedThierry Reding1-0/+7
2019-10-28drm/tegra: dp: Set channel coding on link configurationThierry Reding1-1/+10
2019-10-28drm/tegra: dp: Read AUX read interval from DPCDThierry Reding1-0/+31
2019-10-28drm/tegra: dp: Read eDP version from DPCDThierry Reding1-2/+16
2019-10-28drm/tegra: dp: Read alternate scrambler reset capability from sinkThierry Reding1-0/+5
2019-10-28drm/tegra: dp: Read channel coding capability from sinkThierry Reding1-0/+3
2019-10-28drm/tegra: dp: Read TPS3 capability from sinkThierry Reding1-0/+3
2019-10-28drm/tegra: dp: Read fast training capability from linkThierry Reding1-0/+3
2019-10-28drm/tegra: dp: Probe link using existing parsing helpersThierry Reding1-7/+6
2019-10-28drm/tegra: dp: Turn link capabilities into booleansThierry Reding1-3/+15
2019-10-28drm/tegra: dp: Track link capabilities alongside settingsThierry Reding1-5/+11
2019-10-28drm/tegra: dp: Add drm_dp_link_reset() implementationThierry Reding1-1/+12
2019-10-23drm/tegra: Move drm_dp_link helpers to Tegra DRMThierry Reding1-0/+133
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.