aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/tegra (follow)
AgeCommit message (Expand)AuthorFilesLines
2015-04-21dma-buf: cleanup dma_buf_export() to make it easily extensibleSumit Semwal1-2/+8
2015-04-08Merge tag 'drm/tegra/for-4.1-rc1' of git://anongit.freedesktop.org/tegra/linux into drm-nextDave Airlie7-66/+270
2015-04-02drm/tegra: sor: Reset during initializationTomeu Vizoso1-0/+18
2015-04-02drm/tegra: hdmi: Name register fields consistentlyThierry Reding2-2/+2
2015-04-02drm/tegra: hdmi: Resets are synchronousThierry Reding1-1/+1
2015-04-02drm/tegra: dc: Document tegra_dc_state_setup_clock()Thierry Reding1-0/+12
2015-04-02drm/tegra: dc: Remove unused callbacksThierry Reding1-2/+0
2015-04-02drm/tegra: dc: Remove unused functionThierry Reding2-22/+0
2015-04-02drm/tegra: dc: Use base atomic state helpersThierry Reding1-13/+18
2015-04-02drm/tegra: dc: Implement hardware VBLANK counterThierry Reding4-13/+35
2015-04-02drm/tegra: sor: Dump registers via debugfsThierry Reding1-6/+165
2015-04-02drm/tegra: sor: Registers are 32-bitThierry Reding1-7/+6
2015-04-02drm/tegra: Provide debugfs file for the IOVA spaceThierry Reding1-0/+10
2015-04-02drm/tegra: dc: Check for valid parent clockThierry Reding1-0/+3
2015-03-09Merge tag 'v4.0-rc3' into drm-nextDave Airlie2-39/+48
2015-03-05drm: Pass in new and old plane state to prepare_fb and cleanup_fbTvrtko Ursulin1-2/+4
2015-02-24drm/atomic-helper: Rename commmit_post/pre_planesDaniel Vetter1-2/+2
2015-02-19drm/tegra: dc: Move more code into ->init()Thierry Reding1-38/+36
2015-02-19drm/tegra: dc: Wire up CRTC parent of atomic stateThierry Reding1-1/+3
2015-02-19drm/tegra: dc: Reset state's active_changed fieldThierry Reding1-0/+1
2015-02-19drm/tegra: hdmi: Explicitly set clock rateThierry Reding1-0/+8
2015-01-27drm/tegra: Use correct relocation target offsetsDavid Ung1-1/+1
2015-01-27drm/tegra: Add minimal power managementThierry Reding1-0/+25
2015-01-27drm/tegra: dc: Unify enabling the display controllerThierry Reding5-52/+16
2015-01-27drm/tegra: Track tiling and format in plane stateThierry Reding2-30/+101
2015-01-27drm/tegra: Track active planes in CRTC stateThierry Reding1-28/+44
2015-01-27drm/tegra: Remove unused ->mode_fixup() callbacksThierry Reding4-179/+0
2015-01-27drm/tegra: Atomic conversion, phase 3, step 3Thierry Reding3-119/+100
2015-01-27drm/tegra: Atomic conversion, phase 3, step 2Thierry Reding1-1/+1
2015-01-27drm/tegra: dc: Use atomic clock state in modesetThierry Reding1-0/+37
2015-01-27drm/tegra: sor: Implement ->atomic_check()Thierry Reding1-0/+22
2015-01-27drm/tegra: hdmi: Implement ->atomic_check()Thierry Reding1-0/+22
2015-01-27drm/tegra: dsi: Implement ->atomic_check()Thierry Reding1-73/+196
2015-01-27drm/tegra: rgb: Implement ->atomic_check()Thierry Reding1-0/+42
2015-01-27drm/tegra: dc: Store clock setup in atomic stateThierry Reding2-3/+72
2015-01-27drm/tegra: Atomic conversion, phase 3, step 1Thierry Reding2-6/+10
2015-01-27drm/tegra: Atomic conversion, phase 2Thierry Reding6-0/+22
2015-01-27drm/tegra: Atomic conversion, phase 1Thierry Reding7-185/+223
2015-01-27drm/tegra: dc: Do not needlessly deassert resetThierry Reding1-4/+0
2015-01-27drm/tegra: Output cleanup functions cannot failThierry Reding6-32/+13
2015-01-27drm/tegra: Remove remnants of the output midlayerThierry Reding7-212/+32
2015-01-27drm/tegra: debugfs cleanup cannot failThierry Reding3-27/+9
2015-01-27drm/tegra: sor: DemidlayerThierry Reding3-368/+410
2015-01-27drm/tegra: dsi: DemidlayerThierry Reding3-169/+195
2015-01-27drm/tegra: hdmi: DemidlayerThierry Reding3-139/+147
2015-01-27drm/tegra: rgb: DemidlayerThierry Reding4-112/+161
2015-01-27drm/tegra: Add tegra_dc_setup_clock() helperThierry Reding2-0/+22
2015-01-27drm/tegra: output: Make ->setup_clock() optionalThierry Reding2-11/+9
2015-01-27drm/tegra: Convert output midlayer to helpersThierry Reding2-12/+21
2015-01-27drm/tegra: dc: No longer disable planes at CRTC disableThierry Reding1-14/+0
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.