aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm
AgeCommit message (Expand)AuthorFilesLines
2021-01-13drm/amdgpu: revise the mode2 reset for vangoghHuang Rui3-22/+47
2021-01-13drm/amdgpu: Enable GPU reset for vangoghAlex Deucher1-0/+1
2021-01-13drm/amdgpu: fix mode2 reset sequence for vangoghAlex Deucher1-1/+33
2021-01-13drm/amdgpu/nv: add mode2 reset handlingAlex Deucher1-2/+12
2021-01-13drm/amdgpu: add mode2 reset support for vangoghAlex Deucher1-0/+6
2021-01-13drm/amdgpu/sriov Stop data exchange for wholegpu resetJack Zhang3-0/+3
2021-01-13drm/amd/pm: don't mark all apu as true on feature maskHuang Rui1-1/+3
2021-01-13drm/amd/pm: initial feature_enabled/feature_support bitmap for vangoghHuang Rui1-4/+22
2021-01-13drm/amd/pm: clean up get_allowed_feature_mask functionHuang Rui1-43/+0
2021-01-13drm/amd/pm: enhance the real response for smu message (v2)Huang Rui1-5/+9
2021-01-13drm/amd/pm: remove vcn/jpeg powergating feature checking for vangoghHuang Rui1-20/+12
2021-01-13drm/amdkfd: Fix out-of-bounds read in kdf_create_vcrat_image_cpu()Jeremy Cline1-4/+7
2021-01-13drm/amdgpu: Decrease compute timeout to 10 s for sriov multiple VFEmily.Deng1-1/+4
2021-01-13Revert "drm/amd/display: Fixed Intermittent blue screen on OLED panel"Rodrigo Siqueira1-5/+6
2021-01-13drm/amd/display: change SMU repsonse timeout to 2sCharlene Liu1-1/+1
2021-01-13drm/amd/display: disable dcn10 pipe split by defaultLi, Roman1-2/+2
2021-01-13drm/amd/display: 3.2.118Aric Cyr1-1/+1
2021-01-13drm/amd/display: Add a missing DCN3.01 API mappingNikola Cornij1-0/+1
2021-01-13drm/amd/display: enable HUBP blank behaviourBhawanpreet Lakha8-3/+45
2021-01-13drm/amd/display: New sequence for HUBP blankWesley Chalmers11-8/+93
2021-01-13drm/amd/display: Fix assert being hit with GAMCOR memory shut downJacky Liao1-7/+0
2021-01-13drm/amd/display: fix seamless boot stream adding algorithmRaymond Yang1-8/+20
2021-01-13drm/amd/display: implement T12 complianceJun Lei6-0/+53
2021-01-13drm/amd/display: Remove unused P010 debug flagMike Hsieh1-1/+0
2021-01-13drm/amd/display: doesn't reprogram AMD OUIYu-ting Shen2-11/+29
2021-01-13drm/amd/display: removed unnecessary check when dpp clock increasingChiawen Huang1-2/+1
2021-01-13drm/amd/display: New path for enabling DPGWesley Chalmers2-0/+23
2021-01-13drm/amd/display: Unblank hubp based on plane visibilityWesley Chalmers3-9/+17
2021-01-13drm/amd/display: HUBP_IN_BLANK for DCN30Wesley Chalmers1-0/+1
2021-01-13drm/amd/display: Separate fec debug flag and monitor patchLewis Huang3-6/+19
2021-01-13drm/amd/display: Initialize stack variableWesley Chalmers1-1/+1
2021-01-13drm/amd/display: NULL pointer hangQingqing Zhuo1-1/+7
2021-01-13drm/amd/display: 3.2.117Aric Cyr1-1/+1
2021-01-13drm/i915/gt: Replace open-coded intel_engine_stop_cs()Chris Wilson2-26/+14
2021-01-13drm/i915/selftests: Bump the scheduling error threshold for fast heartbeatsChris Wilson1-3/+10
2021-01-13drm/i915/selftests: Force a failed engine resetChris Wilson1-0/+144
2021-01-13drm/panfrost: Use delayed timer as default in devfreq profileLukasz Luba1-0/+1
2021-01-13drm/i915/dp: Fix LTTPR vswing/pre-emp setting in non-transparent modeImre Deak3-10/+14
2021-01-13drm/i915/dp: Move intel_dp_set_signal_levels() to intel_dp_link_training.cImre Deak4-21/+20
2021-01-13drm: Move struct drm_device.hose to legacy sectionThomas Zimmermann1-0/+2
2021-01-13drm/radeon: Store PCI controller in struct radeon_device.hoseThomas Zimmermann4-5/+8
2021-01-13drm: Merge CONFIG_DRM_VM into CONFIG_DRM_LEGACYThomas Zimmermann3-8/+2
2021-01-13drm: Build drm_memory.o only for legacy driversThomas Zimmermann1-2/+3
2021-01-13drm: Implement drm_need_swiotlb() in drm_cache.cThomas Zimmermann2-33/+32
2021-01-13drm: Inline AGP wrappers into their only callersThomas Zimmermann2-24/+6
2021-01-13drm/vc4: Move mmap implementation into GEM object functionThomas Zimmermann3-65/+6
2021-01-13drm/vc4: Make several BO functions staticThomas Zimmermann2-19/+17
2021-01-13drm/vc4: Use drm_gem_cma_vmap() directlyThomas Zimmermann2-14/+1
2021-01-13drm/i915/guc: stop calling execlists_set_default_submissionDaniele Ceraolo Spurio4-26/+48
2021-01-13drm/i915/guc: init engine directly in GuC submission modeDaniele Ceraolo Spurio3-11/+219
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.