aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm
AgeCommit message (Expand)AuthorFilesLines
2020-11-02drm/amdgpu: replace ih ip block for vega20 and arcturusAlex Sierra1-4/+11
2020-11-02drm/amdgpu: apply dm_pp_notify_wm_clock_changes() for Polaris onlyEvan Quan1-1/+6
2020-11-02drm/amdgpu: update golden setting for sienna_cichlidLikun Gao1-0/+4
2020-11-02amdgpu: Add mmhub MGCG and MGLS for vangoghJinzhou.Su1-0/+2
2020-11-02drm/amd/display: Tune min clk values for MPO for RVPratik Vishwakarma1-3/+27
2020-11-02drm/amdgpu: disable gfxoff if VCN is busyJiansong Chen1-1/+4
2020-11-02drm/amd/display: fix recout calculation for left side clipDmytro Laktyushkin1-0/+4
2020-11-02drm/amd/display: 3.2.110Aric Cyr1-1/+1
2020-11-02drm/amd/display: [FW Promotion] Release 0.0.40Anthony Koo1-2/+9
2020-11-02drm/amd/display: Add missing pflip irqBhawanpreet Lakha1-2/+2
2020-11-02drm/amd/display: set hdcp1 wa re-auth delay to 200msJake Wang1-1/+1
2020-11-02drm/amd/display: Revert HUBP blank behaviour for nowJoshua Aberback2-26/+3
2020-11-02drm/amd/display: WA to ensure MUX chip gets SUPPORTED_LINK_RATES of eDPDale Zhao1-0/+10
2020-11-02drm/amd/display: Calculate CRC on specific frame regionWayne Lin3-3/+15
2020-11-02drm/amd/display: Do not warn NULL dc_sink if forcing connectorVictor Lu1-1/+2
2020-11-02drm/amd/display: Blank HUBP during pixel data blank for DCN30 v2Joshua Aberback9-108/+100
2020-11-02drm/amd/display: Reset flip_immediate to topmost planeAlvin Lee1-0/+3
2020-11-02drm/amd/display: Update connector on DSC property changeEryk Brol3-1/+130
2020-11-02drm/amd/display: correct eDP T9 delayHugo Hu3-13/+17
2020-11-02drm/amd/display: Add OPTC memory low power supportJacky Liao4-10/+32
2020-11-02drm/amd/display: Update panel registerChris Park1-1/+1
2020-11-02drm/amd/display: fail instead of div by zero/bugcheckAshley Thomas3-0/+7
2020-11-02drm/amd/display: 3.2.109Aric Cyr1-1/+1
2020-11-02drm/amd/display: Blank HUBP during pixel data blank for DCN30Joshua Aberback4-2/+87
2020-11-02drm/amd/display: stop top_mgr when type change to non-MST during s3Lewis Huang1-0/+8
2020-11-02drm/amd/display: [FW Promotion] Release 0.0.39Anthony Koo1-2/+2
2020-11-02drm/amd/display: Keep GSL for full updates with planes that flip VSYNCAlvin Lee1-0/+19
2020-11-02drm/amd/display: Force prefetch mode to 0Isabel Zhang1-1/+3
2020-11-02drm/amd/display: only check available pipe to disable vbios mode.Yongqiang Sun1-1/+5
2020-11-02drm/amd/display: Add MPC memory shutdown support for DCN3Jacky Liao3-3/+63
2020-11-02drm/amd/display: Fix compilation errorTao.Huang3-6/+6
2020-11-02drm: Remove SCATTERLIST_MAX_SEGMENTJason Gunthorpe3-5/+4
2020-11-02gpu/drm: delete same check in if conditionBernard Zhao1-1/+1
2020-11-02drm/ast: Support 1600x900 with 108MHz PCLKKuoHsiang Chou1-0/+2
2020-11-02drm/atomic: Pass the full state to CRTC atomic begin and flushMaxime Ripard38-78/+95
2020-11-02drm/atomic: Pass the full state to CRTC atomic_checkMaxime Ripard29-109/+168
2020-11-02drm/vc4: kms: Add functions to create the state objectsMaxime Ripard2-24/+57
2020-11-02drm/vc4: Use devm_drm_dev_allocMaxime Ripard5-32/+25
2020-11-02drm/vc4: Use the helper to retrieve vc4_dev when neededMaxime Ripard2-3/+3
2020-11-02drm/vc4: gem: Add a managed action to cleanup the job queueMaxime Ripard3-10/+10
2020-11-02drm/vc4: drv: Use managed drm_mode_config_initMaxime Ripard1-4/+3
2020-11-02drm/vc4: bo: Add a managed action to cleanup the cacheMaxime Ripard3-4/+4
2020-11-02drm/nouveau/ttm: Add limits.hMaxime Ripard1-0/+1
2020-11-02Merge drm/drm-next into drm-misc-nextMaxime Ripard508-5918/+25132
2020-11-01drm/amdgpu: fix build_coefficients() argumentArnd Bergmann1-1/+1
2020-11-01amd/amdgpu: Disable VCN DPG mode for PicassoVeerabadhran Gopalakrishnan1-2/+1
2020-11-01drm/msm: Add missing stub definitionRobin Murphy1-0/+5
2020-11-01drm/msm: Unconditionally call dev_pm_opp_of_remove_table()Viresh Kumar3-16/+7
2020-11-01drm/msm/atomic: Convert to per-CRTC kthread_workRob Clark3-10/+35
2020-11-01drm/msm/kms: Update msm_kms_init/destroyRob Clark5-8/+36
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.