aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm
AgeCommit message (Expand)AuthorFilesLines
2020-03-17drm/i915/perf: introduce global sseu pinningLionel Landwerlin5-33/+97
2020-03-17drm/i915/perf: remove redundant power configuration register overrideLionel Landwerlin1-7/+0
2020-03-17drm/i915/perf: remove generated codeLionel Landwerlin34-1757/+96
2020-03-17drm/i915/gvt: Fix display port type issueTina Zhang1-3/+3
2020-03-17drm/i915/gvt: Add some regs to force-to-nonpriv whitelistTina Zhang1-2/+6
2020-03-17drm/i915/gem: Check for a closed context when looking up an engineChris Wilson1-2/+6
2020-03-17Merge drm/drm-next into drm-misc-nextMaxime Ripard175-1635/+3575
2020-03-17drm/i915/gt: Restore check for invalid vma for fencingChris Wilson1-1/+3
2020-03-16drm/i915/gt: Allocate i915_fence_reg arrayChris Wilson5-4/+19
2020-03-16drm/i915: Remove manual save/resume of fence register stateChris Wilson1-1/+0
2020-03-16drm/i915/gt: Pull restoration of GGTT fences underneath the GTChris Wilson5-7/+3
2020-03-16drm/i915: Move GGTT fence registers under gt/Chris Wilson12-34/+24
2020-03-16drm/amdgpu: disable gpu_sched load balancer for vcn jobsNirmoy Das1-4/+8
2020-03-16drm/sched: implement and export drm_sched_pick_bestNirmoy Das2-33/+39
2020-03-16Revert "drm/scheduler: improve job distribution with multiple queues"changzhu2-9/+7
2020-03-16drm/amdgpu: Move EEPROM I2C adapter to amdgpu_deviceAndrey Grodzovsky7-50/+41
2020-03-16drm_amdgpu: Add job fence to resv conditionallyxinhui pan3-20/+8
2020-03-16drm/amdgpu: fix switch-case indentationNirmoy Das1-41/+41
2020-03-16drm/amdgpu: revise RLCG access pathMonk Liu9-21/+223
2020-03-16drm: Mark up racy check of drm_gem_object.handle_countChris Wilson1-1/+1
2020-03-16drm/i915: Handle all MCR rangesMatt Roper1-3/+22
2020-03-16Revert "drm/i915/tgl: Add extra hdc flush workaround"Caz Yokoyama1-20/+0
2020-03-16drm/i915/execlists: Track active elements during dequeueChris Wilson1-20/+12
2020-03-16drm/edid: Distribute switch variables for initializationKees Cook1-2/+1
2020-03-16drm/vmwgfx: Replace zero-length array with flexible-array memberGustavo A. R. Silva2-2/+2
2020-03-16drm: lock: Clean up documentationBenjamin Gaignard1-6/+5
2020-03-16drm: bufs: Clean up documentationBenjamin Gaignard1-10/+10
2020-03-16drm: vm: Clean up documentationBenjamin Gaignard1-8/+8
2020-03-16drm: context: Clean up documentationBenjamin Gaignard1-14/+14
2020-03-15drm/i915/gt: Restrict gen7 w/a batch to HaswellChris Wilson1-1/+1
2020-03-14drm/tiny: fix sparse warning: incorrect type in assignment (different base types)Kamlesh Gurudasani1-1/+1
2020-03-13drm/i915: Update DRIVER_DATE to 20200313Rodrigo Vivi1-2/+2
2020-03-13drm/i915/tgl: Remove require_force_probe protectionJosé Roberto de Souza1-1/+0
2020-03-13drm/tegra: hdmi: Silence deferred-probe errorDmitry Osipenko1-9/+25
2020-03-13drm/tegra: dc: Silence RGB output deferred-probe errorDmitry Osipenko1-1/+7
2020-03-13drm/i915: Add Wa_1605460711 / Wa_1408767742 to ICL and EHLMatt Roper1-0/+8
2020-03-13drm/i915: Apply Wa_1406680159:icl,ehl as an engine workaroundMatt Roper1-5/+5
2020-03-13drm/i915: Add Wa_1406306137:icl,ehlMatt Roper2-0/+4
2020-03-13drm/i915: Add Wa_1604278689:icl,ehlMatt Roper2-0/+7
2020-03-13drm/i915: Add Wa_1209644611:icl,ehlMatt Roper1-1/+13
2020-03-13drm/i915: Handle all MCR rangesMatt Roper1-3/+22
2020-03-13drm/scheduler: fix inconsistent locking of job_list_lockLucas Stach1-26/+17
2020-03-13drm/sched: add run job traceRobert Beckett2-0/+28
2020-03-13drm/amdgpu/swsmu: clean up unused header in swsmuKevin Wang7-10/+0
2020-03-13drm/amdgpu: add codes to clear AccVGPR for arcturusDennis Li1-7/+132
2020-03-13drm/amd/display: Add link_rate quirk for Apple 15" MBP 2017Mario Kleiner1-0/+11
2020-03-13drm/amdgpu: Stop using the DRIVER debugging flag for vblank debugging messagesLyude Paul1-6/+8
2020-03-13drm/amd/display: Possible divide by zero in set_speed()Dan Carpenter1-11/+12
2020-03-13drm/amdgpu/display: clean up some indentingDan Carpenter1-4/+4
2020-03-13drm/amd/display: clean up a condition in dmub_psr_copy_settings()Dan Carpenter1-5/+3
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.