aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu
AgeCommit message (Expand)AuthorFilesLines
2013-07-05drm/nvc0-/gr: factor out yet more unknown magic into versioned functionsBen Skeggs9-14/+42
2013-07-05drm/nvd7/devinit: use fermi class, not teslaBen Skeggs1-1/+1
2013-07-05drm/nvf0-/gr: ctxsw scratch reg count got bumped to 16Ben Skeggs12-3034/+3303
2013-07-05drm/nvc0-/gr: remove hardcoding of UNK count/mask in GPCCS ucodeBen Skeggs4-95/+129
2013-07-05drm/nvf0/gr: build cs ucode for GK110Ben Skeggs6-0/+1431
2013-07-05drm/nvc0-/gr: extend one of the magic calculations for >4 GPCsBen Skeggs1-6/+11
2013-07-05drm/nvf0/gr: fix ddx shaders locking up on meBen Skeggs3-3/+54
2013-07-05drm/nvc0/devinit: minor typoBen Skeggs1-1/+1
2013-07-05drm/nvf0/gr: enable support, if external cs ucode is availableBen Skeggs2-1/+6
2013-07-05drm/nvf0/gr: magic sequence that makes PGRAPH come out of hidingBen Skeggs2-4/+48
2013-07-05drm/nvf0/ce: enable supportBen Skeggs1-1/+1
2013-07-05drm/nvf0/fifo: enable supportBen Skeggs2-2/+4
2013-07-05drm/nvd7/gr: initial supportMaarten Lankhorst22-20/+1930
2013-07-05drm/nvc0-/gr: generate cs register lists from grctx dataBen Skeggs11-2055/+1134
2013-07-05drm/nvc0-/gr: tpc regs a subset of gpc, add separate list for gpc/unk regsBen Skeggs8-34/+52
2013-07-05drm/nve0-/gr: some new gpc registers can have multiple copiesBen Skeggs4-180/+227
2013-07-05drm/nvc0-/gr: pull out a group of separately context-switched gpc regsBen Skeggs6-96/+68
2013-07-05drm/nvc0-/gr: make register lists from initvals functionsBen Skeggs21-8396/+6097
2013-07-01drm/nvd0-/disp: handle case where display engine is missing/disabledMaarten Lankhorst6-7/+17
2013-07-01drm/gr/nvc0-: merge nvc0/nve0 ucode, and use cpp instead of m4Ben Skeggs14-2587/+1270
2013-07-01drm/nouveau/bsp/nv84: initial vp2 engine implementationIlia Mirkin3-14/+16
2013-07-01drm/nouveau/vp/nv84: initial vp2 engine implementationIlia Mirkin4-14/+17
2013-07-01drm/nouveau/core: xtensa engine base class implementationIlia Mirkin3-0/+209
2013-07-01drm/nouveau/vdec: fork vp3 implementations from vp2Ilia Mirkin6-14/+204
2013-07-01drm/nouveau/core: move falcon class to engine/Ben Skeggs11-24/+21
2013-07-01drm/nouveau/kms: don't fail if there's no dcb table entriesBen Skeggs2-7/+9
2013-07-01drm/nouveau: remove limit on gartMaarten Lankhorst1-5/+0
2013-07-01drm/nouveau/vm: perform a bar flush when flushing vmMaarten Lankhorst2-0/+8
2013-07-01drm/nvc0/gr: cleanup register lists, and add nvce/nvcf to switchesBen Skeggs6-600/+344
2013-07-01drm/nvc8/gr: update initial register/context valuesBen Skeggs6-10/+74
2013-07-01drm/nvc4/gr: update initial register/context valuesBen Skeggs6-9/+62
2013-07-01drm/nvc1/gr: update initial register/context valuesBen Skeggs6-35/+80
2013-07-01drm/nvc3/gr: update initial register/context valuesBen Skeggs6-12/+112
2013-07-01drm/nvc0/gr: update initial register/context valuesBen Skeggs6-544/+1042
2013-07-01drm/nvd9/gr: update initial register/context valuesBen Skeggs6-74/+482
2013-07-01drm/nve4/gr: update initial register/context valuesBen Skeggs4-157/+31
2013-07-01drm/nvc0-/gr: bump maximum gpc/tpc limitsBen Skeggs1-2/+4
2013-07-01drm/nvf0/gr: initial register/context setupBen Skeggs6-482/+1057
2013-07-01drm/nve7/gr: update initial register/context valuesBen Skeggs4-3/+12
2013-07-01drm/nve6/gr: update initial register/context valuesBen Skeggs4-113/+383
2013-07-01drm/nouveau: delay busy bo vma removal until fence signalsBen Skeggs4-15/+108
2013-07-01drm/nouveau/vm: make each vma take a reference on its parent vmBen Skeggs1-1/+4
2013-07-01drm/nouveau/core: remove nouveau_mm.mutex, no more usersBen Skeggs3-5/+2
2013-07-01drm/nouveau/vm: take subdev mutex, not the mm, protects against race with vm/nvc0Ben Skeggs1-16/+17
2013-07-01drm/nvc0/vm: handle bar tlb flushes internallyBen Skeggs3-34/+28
2013-07-01drm/nv50-/vm: take mutex rather than irqsave spinlockBen Skeggs2-10/+4
2013-07-01drm/nv50/vm: remove explicit vm knowledge from enginesBen Skeggs9-66/+31
2013-07-01drm/nv50/vm: handle bar tlb flushes internallyBen Skeggs3-5/+13
2013-07-01drm/nvc0/gr: port mp trap handling from calim's kepler codeBen Skeggs1-6/+38
2013-07-01drm/nve0/gr: attempt to resume after sm trapsBen Skeggs1-16/+6
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.