aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu
AgeCommit message (Expand)AuthorFilesLines
2021-03-05drm/amdgpu: enable one vf mode on sienna cichlid vfHorace Chen5-16/+20
2021-03-05drm/amd/pm: update existing gpu_metrics interfaces V2Evan Quan8-45/+51
2021-03-05drm/amd/pm: correct gpu metrics related data structures V3Evan Quan1-0/+112
2021-03-05drm/i915: Fix DSI TE max_vblank_count handlingVille Syrjälä1-3/+2
2021-03-05drm/i915: Return zero as the scanline counter for disabled pipesVille Syrjälä1-1/+1
2021-03-05drm/i915: Don't try to query the frame counter for disabled pipesVille Syrjälä1-0/+3
2021-03-05drm/i915: Move pipe enable/disable tracepoints to intel_crtc_vblank_{on,off}()Ville Syrjälä3-10/+15
2021-03-05Merge tag 'amd-drm-fixes-5.12-2021-03-03' of https://gitlab.freedesktop.org/agd5f/linux into drm-fixesDave Airlie9-16/+26
2021-03-05Merge branch '00.00-inst' of git://github.com/skeggsb/linux into drm-fixesDave Airlie1-0/+3
2021-03-04drm/mcde/panel: Inverse misunderstood flagLinus Walleij5-9/+4
2021-03-04drm/i915/edp: enable eDP MSO during link trainingJani Nikula3-4/+89
2021-03-04drm/i915/edp: modify fixed and downclock modes for MSOJani Nikula1-0/+29
2021-03-04drm/i915/mso: add splitter state checkJani Nikula1-0/+4
2021-03-04drm/i915/mso: add splitter state readout for platforms that support itJani Nikula4-2/+79
2021-03-03drm/amdgpu: fix parameter error of RREG32_PCIE() in amdgpu_regs_pcieKevin Wang1-2/+2
2021-03-03drm/amd/display: fix the return of the uninitialized value in retColin Ian King1-1/+1
2021-03-03drm/amdgpu: enable BACO runpm by default on sienna cichlid and navy flounderAlex Deucher1-2/+0
2021-03-03drm/amd/pm: correct Arcturus mmTHM_BACO_CNTL register addressEvan Quan1-3/+12
2021-03-03drm/amdgpu/swsmu/vangogh: Only use RLCPowerNotify msg for disableAlex Deucher1-2/+2
2021-03-03drm/amdgpu/pm: make unsupported power profile messages debugAlex Deucher3-3/+3
2021-03-03drm/amdgpu:disable VCN for Navi12 SKUAsher.Song1-2/+4
2021-03-03drm/amdgpu: Only check for S0ix if AMD_PMC is configuredAlex Deucher1-1/+2
2021-03-03drm/amd/display/dc/dce/dce_aux: Remove duplicate line causing 'field overwritten' issueLee Jones1-1/+0
2021-03-03drm/amd/display: Fix off by one in hdmi_14_process_transaction()Dan Carpenter1-4/+5
2021-03-03drm/radeon: fix copy of uninitialized variable back to userspaceColin Ian King1-0/+1
2021-03-03drm/amdgpu: correct DRM_ERROR for kvmalloc_arrayChen Li1-1/+1
2021-03-03drm/amdgpu: Use kvmalloc for CS chunksChen Li1-6/+6
2021-03-03drm/amdgpu: Remove unnecessary conversion to boolJiapeng Chong1-1/+1
2021-03-03drm/amdgpu: fix parameter error of RREG32_PCIE() in amdgpu_regs_pcieKevin Wang1-2/+2
2021-03-03drm/amdgpu: add SECURE DISPLAY TA firmware info in debugfsKevin Wang1-0/+5
2021-03-03drm/amdgpu: refine PSP TA firmware info print in debugfsKevin Wang2-30/+20
2021-03-03drm/amd/pm: correct the name of one function for vangoghXiaojian Du1-2/+2
2021-03-03drm/amd/display: Remove unnecessary conversion to boolJiapeng Chong1-1/+1
2021-03-03drm/i915: Clean up verify_wm_state()Ville Syrjälä2-76/+17
2021-03-03drm/i915: Check tgl+ SAGV watermarks properlyVille Syrjälä3-50/+47
2021-03-03drm/i915: Introduce SAGV transtion watermarkVille Syrjälä3-34/+65
2021-03-03drm/i915: Stuff SAGV watermark into a sub-structureVille Syrjälä3-18/+20
2021-03-03drm/i915: Print wm changes if sagv_wm0 changesVille Syrjälä1-1/+2
2021-03-03drm/i915: Zero out SAGV wm when we don't have enough DDB for itVille Syrjälä1-5/+6
2021-03-03drm/i915: Fix TGL+ plane SAGV watermark programmingVille Syrjälä1-23/+37
2021-03-03drm/i915: Readout conn_state->max_bpcVille Syrjälä1-8/+16
2021-03-02drm/i915/icp+: Use icp_hpd_irq_setup() instead of spt_hpd_irq_setup()Lyude Paul1-0/+2
2021-03-02drm/i915/gen9bc: Handle TGP PCH during suspend/resumeTejas Upadhyay1-17/+32
2021-03-02drm/radeon: Use kvmalloc for CS chunksChen Li1-4/+4
2021-03-02drm/amd/display: Fix an uninitialized index variableArnd Bergmann1-8/+8
2021-03-02drm/amd/display: fix the return of the uninitialized value in retColin Ian King1-1/+1
2021-03-02drm/amdgpu: enable BACO runpm by default on sienna cichlid and navy flounderAlex Deucher1-2/+0
2021-03-02drm/amdgpu: Only check for S0ix if AMD_PMC is configuredAlex Deucher1-1/+2
2021-03-02drm/amdgpu/display: buffer INTERRUPT_LOW_IRQ_CONTEXT interrupt workXiaogang Chen2-49/+80
2021-03-02drm/amd/display: Fix 64 bit modulus operation using div64 APIVladimir Stempen1-5/+10
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.