aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu
AgeCommit message (Expand)AuthorFilesLines
2020-10-05drm/amdgpu: set fw load type for van goghHuang Rui1-0/+2
2020-10-05drm/amdgpu: add gmc v10 supports for van gogh (v4)Huang Rui1-1/+15
2020-10-05drm/amdgpu: get the correct vram type for van goghHuang Rui2-0/+5
2020-10-05drm/amdgpu/atomfirmware: Add edp and integrated info v2.1 tablesRoman Li1-1/+61
2020-10-05drm/amdgpu: update new memory types in atomfirmware headerHuang Rui1-0/+5
2020-10-05drm/amdgpu: use gpu virtual address for interrupt packet write space for vangoghHuang Rui1-2/+5
2020-10-05drm/amdgpu: add van gogh support for ih blockHuang Rui1-0/+1
2020-10-05drm/amdgpu: skip sdma1 in nv_allowed_read_registers list for van gogh (v2)Huang Rui1-1/+2
2020-10-05drm/amdgpu: add nv common ip block support for van goghHuang Rui1-0/+8
2020-10-05drm/amdgpu: add vangogh_reg_base_init function for van goghHuang Rui4-1/+1568
2020-10-05drm/amdgpu: add van gogh support for gpu_info and ip block settingHuang Rui1-1/+9
2020-10-05drm/amdgpu: add van gogh asic_type enum (v2)Huang Rui1-0/+1
2020-10-05drm/amdgpu: add vangogh asic header files (v2)Huang Rui11-0/+266481
2020-10-05drm/amd/display: HDMI remote sink need mode validation for LinuxFangzhi Zuo1-1/+1
2020-10-05drm/amd/display: Change to correct unit on audio rateChris Park1-3/+2
2020-10-05drm/amd/display: Avoid set zero in the requested clkRodrigo Siqueira1-2/+1
2020-10-05drm/amdgpu: align frag_end to covered address spaceAlex Sierra1-0/+2
2020-10-05drm/amdgpu: fix NULL pointer dereference for RenoirDirk Gouders1-5/+5
2020-10-05drm/bridge: tc358764: restore connector supportMarek Szyprowski1-15/+92
2020-10-05drm: bridge: dw-hdmi: Constify dw_hdmi_i2s_opsRikard Falkeborn1-1/+1
2020-10-05drm/gma500: fix double free of gma_connectorTom Rix1-1/+1
2020-10-05drm/sched: Avoid infinite waits in the drm_sched_entity_destroy() pathBoris Brezillon1-0/+3
2020-10-05drm/tidss: Add prepare_fb to the plane helper funcsGowtham Tammana1-0/+2
2020-10-04Revert "gpu/drm: ingenic: Add option to mmap GEM buffers cached"Paul Cercueil3-126/+4
2020-10-04Merge tag 'v5.9-rc7' into patchworkMauro Carvalho Chehab50-190/+643
2020-10-02tty/sysrq: Extend the sysrq_key_table to cover capital lettersAndrzej Pietrasiewicz1-1/+1
2020-10-02drm/atomic: Make the kerneldoc a bit clearerDaniel Vetter1-5/+5
2020-10-02drm/i915: Make lspcon_init() staticVille Syrjälä1-1/+1
2020-10-02drm/vmwgfx: fix regression in thp code due to ttm init refactor.Dave Airlie1-1/+4
2020-10-01drm/i915: Init lspcon after HPD in intel_dp_detect()Kai-Heng Feng5-54/+41
2020-10-01drm/amdgpu/swsmu: add interrupt work handler for smu11 partsAlex Deucher5-2/+13
2020-10-01drm/amdgpu/swsmu: add interrupt work functionAlex Deucher2-0/+17
2020-10-01drm/amdgpu: enable GDDR6 save-restore support for navy_flounderHawking Zhang1-0/+1
2020-10-01drm/amdgpu: support indirect access reg outside of mmio bar (v2)Hawking Zhang4-71/+53
2020-10-01drm/amdgpu: switch to indirect reg access helperHawking Zhang2-86/+16
2020-10-01drm/amdgpu: add helper function for indirect reg access (v3)Hawking Zhang2-0/+142
2020-10-01drm/i915: Eliminate intel_dp.regs.dp_tp_{ctl,status}Ville Syrjälä5-70/+76
2020-10-01drm/i915: Plumb crtc_state to link trainingVille Syrjälä10-325/+386
2020-10-01drm/i915: Split TGL DKL PHY buf trans per output typeVille Syrjälä1-8/+23
2020-10-01drm/i915: Split TGL combo PHY buf trans per output typeVille Syrjälä1-34/+49
2020-10-01drm/i915: Split EHL combo PHY buf trans per output typeVille Syrjälä1-20/+39
2020-10-01drm/i915: Split ICL MG PHY buf trans per output typeVille Syrjälä1-8/+23
2020-10-01drm/i915: Split ICL combo PHY buf trans per output typeVille Syrjälä1-9/+33
2020-10-01drm/i915: Shove the PHY test into the hotplug workVille Syrjälä1-26/+128
2020-10-01drm/i915: Make intel_dp_process_phy_request() staticVille Syrjälä2-2/+1
2020-10-01drm/i915: s/old_crtc_state/crtc_state/Ville Syrjälä1-2/+2
2020-10-01drm/i915: s/pre_empemph/preemph/Ville Syrjälä1-4/+4
2020-10-01drm/panfrost: simplify the return expression of panfrost_devfreq_target()Qinglang Miao1-6/+1
2020-10-01drm/panfrost: simplify the return expression of cz_ih_hw_init()Qinglang Miao1-7/+1
2020-10-01drm/i915: Fix TGL DKL PHY DP vswing handlingVille Syrjälä1-1/+1
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.