aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu
AgeCommit message (Expand)AuthorFilesLines
2020-07-15drm/amdgpu: enable cp_fw_write_wait for navy_flounderJiansong Chen1-0/+1
2020-07-15drm/amdgpu: add vcn ip block for navy_flounderBoyuan Zhang1-0/+2
2020-07-15drm/amdgpu: add navy_flounder vcn firmware supportBoyuan Zhang1-0/+8
2020-07-15drm/amdgpu/gfx10: add gc golden setting for navy_flounderJiansong Chen1-0/+48
2020-07-15drm/amdkfd: Add kfd2kgd_funcs for navy_flounder kfd supportChengming Gui1-0/+1
2020-07-15drm/amdkfd: Support navy_flounder KFDChengming Gui6-0/+24
2020-07-15drm/amdgpu: use front door firmware loading for navy_flounderJiansong Chen1-2/+1
2020-07-15drm/amdgpu: add psp block for navy_flounderJiansong Chen1-0/+5
2020-07-15drm/amdgpu: add psp support for navy_flounderJiansong Chen2-4/+16
2020-07-15drm/amdgpu: add smu block for navy_flounderJiansong Chen1-0/+3
2020-07-15drm/amdgpu/powerplay: add smu support for navy_flounderJiansong Chen3-1/+16
2020-07-15drm/amdgpu: add gmc cg support for navy_flounderJiansong Chen2-2/+5
2020-07-15drm/amdgpu: force pa_sc_tile_steering_override to 0 for navy_flounderJiansong Chen1-1/+2
2020-07-15drm/amdgpu: configure navy_flounder gfx according to gfx 10.3Tao Zhou1-0/+9
2020-07-15drm/amdgpu: add virtual display support for navy_flounder.Jiansong Chen1-0/+2
2020-07-15drm/amdgpu: add sdma ip block for navy_flounderJiansong Chen2-2/+19
2020-07-15drm/amdgpu: add gfx ip block for navy_flounderJiansong Chen2-0/+5
2020-07-15drm/amdgpu: add ih ip block for navy_flounderJiansong Chen2-0/+2
2020-07-15drm/amdgpu: add gmc ip block for navy_flounderJiansong Chen2-6/+13
2020-07-15drm/amdgpu: add common ip block for navy_flounderJiansong Chen1-0/+3
2020-07-15drm/amdgpu: add support on mmhub for navy_flounderJiansong Chen1-0/+5
2020-07-15drm/amdgpu: initialize IP offset for navy_flounderJiansong Chen1-0/+1
2020-07-15drm/amdgpu/soc15: add support for navy_flounderJiansong Chen1-0/+7
2020-07-15drm/amdgpu/gfx10: add clockgating support for navy_flounderJiansong Chen1-0/+1
2020-07-15drm/amdgpu/gmc10: add navy_flounder supportJiansong Chen1-0/+3
2020-07-15drm/amdgpu/gfx10: add support for navy_flounder firmwareJiansong Chen1-0/+10
2020-07-15drm/amdgpu: set asic family and ip blocks for navy_flounderJiansong Chen1-0/+1
2020-07-15drm/amdgpu: set fw load type for navy_flounderJiansong Chen1-1/+2
2020-07-15drm/amdgpu: add navy_flounder gpu info firmwareJiansong Chen1-0/+4
2020-07-15drm/amdgpu: add navy_flounder asic typeJiansong Chen1-0/+1
2020-07-15drm/amdgpu: expand to add multiple trap event irq idHuang Rui1-26/+41
2020-07-15drm/amd/sriov skip vcn powergating and dec_ring_testJack Zhang2-5/+20
2020-07-15drm/amdgpu: correct ta header v2 ucode init start addressJohn Clements1-1/+3
2020-07-15drm/amd/sriov porting sriov cap to vcn3.0Jack Zhang1-32/+318
2020-07-15drm/amd/sriov add mmsch_v3 interfaceJack Zhang1-0/+130
2020-07-15drm/amdgpu: optimize rlcg write for gfx_v10Jack Zhang1-7/+19
2020-07-15drm/amd/sriov skip jped ip block and close pgcg flagsJack Zhang1-1/+8
2020-07-15drm/amd/powerplay: drop unused code around thermal range settingEvan Quan6-113/+3
2020-07-15drm/amd/powerplay: maximum the code sharing on thermal irq settingEvan Quan1-4/+12
2020-07-15drm/amd/powerplay: sort the call flow on temperature ranges retrievingEvan Quan7-20/+41
2020-07-15drm/amd/powerplay: cache the software_shutdown_tempEvan Quan4-0/+13
2020-07-15drm/amd/powerplay: correct Sienna Cichlid temperature limit settingsEvan Quan1-4/+13
2020-07-15drm/amd/powerplay: correct Navi1X temperature limit settingsEvan Quan3-9/+18
2020-07-15drm/amd/powerplay: correct the supported pcie GenSpeed and LaneCountEvan Quan2-20/+14
2020-07-15drm/amd/powerplay: drop unnecessary wrapper around pcie parameters settingEvan Quan8-51/+31
2020-07-15drm/amd/powerplay: drop unused APIs and parametersEvan Quan5-30/+10
2020-07-15drm/amd/powerplay: drop smu_v12_0.c unnecessary wrapper V2Evan Quan4-168/+177
2020-07-15drm/amd/powerplay: drop unnecessary wrappersEvan Quan1-12/+10
2020-07-15drm/amd/powerplay: apply gfxoff disablement/enablement for all SMU11 ASICsEvan Quan1-4/+2
2020-07-15drm/amd/powerplay: drop Sienna Cichlid specific set_soft_freq_limited_rangeEvan Quan3-23/+18
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.