aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu
AgeCommit message (Expand)AuthorFilesLines
2020-06-04drm/i915: Trim set_timer_ms() intervalsChris Wilson2-18/+13
2020-06-04drm/i915/gem: Mark the buffer pool as active for the cmdparserChris Wilson1-8/+48
2020-06-04drm/i915/tgl: Implement WA_16011163337Clint Taylor2-4/+9
2020-06-04drm/i915/selftests: Exercise all copy engines with the blt routinesChris Wilson5-24/+80
2020-06-04drm/i915/params: fix i915.reset module param typeJani Nikula1-1/+1
2020-06-04drm/mm: fix hole size comparisonNirmoy Das1-2/+2
2020-06-04drm/nouveau/kms/nv50-: clear SW state of disabled windows harderBen Skeggs1-1/+4
2020-06-04drm/nouveau: gr/gk20a: Use firmware version 0Thierry Reding1-1/+1
2020-06-04drm/nouveau/disp/gm200-: detect and potentially disable HDA support on some SORsBen Skeggs4-4/+135
2020-06-04drm/nouveau/disp/gp100: split SOR implementation from gm200Ben Skeggs5-2/+63
2020-06-04drm/nouveau/disp: modify OR allocation policy to account for HDA requirementsBen Skeggs1-4/+22
2020-06-04drm/nouveau/disp: split part of OR allocation logic into a functionBen Skeggs1-26/+37
2020-06-04drm/nouveau/disp: provide hint to OR allocation about HDA requirementsBen Skeggs5-10/+18
2020-06-03Merge tag 'media/v5.8-1' of git://git.kernel.org/pub/scm/linux/kernel/git/mchehab/linux-mediaLinus Torvalds1-1/+1
2020-06-03drm/i915: convert get_user_pages() --> pin_user_pages()John Hubbard1-9/+13
2020-06-03drm/amd/display: Revalidate bandwidth before commiting DC updatesNicholas Kazlauskas1-0/+6
2020-06-03drm/amdgpu/display: use blanked rather than plane state for sync groupsAlex Deucher1-4/+20
2020-06-03drm/amd/powerplay: enable PPT and TDC for sienna_cichlidLikun Gao1-0/+2
2020-06-03drm/amd/powerplay: support to get power index for sienna_cichlidLikun Gao2-0/+27
2020-06-03drm/amd/powerplay: enable Fan control for sienna_cichlidLikun Gao1-0/+1
2020-06-03drm/amd/powerplay: enable GFX SS for sienna_cichlidLikun Gao1-0/+1
2020-06-03drm/amd/powerplay: enable LCLK DPM for sienna_cichlidLikun Gao1-0/+4
2020-06-03drm/amd/powerplay: support to print pcie levels for sienna_cichlidLikun Gao2-0/+34
2020-06-03drm/amd/powerplay: support pcie value set and update for sienna_cichlidLikun Gao1-0/+42
2020-06-03drm/amd/powerplay: enable DCEFCLK DPM and DS for sienna_cichlidLikun Gao1-1/+6
2020-06-03drm/amd/powerplay: Enable SOCCLK ULV for sienna_cichlidLikun Gao1-0/+2
2020-06-03drm/amd/powerplay: make gfx ds can be configure for sienna_cichlidLikun Gao1-1/+3
2020-06-03drm/amdgpu/powerplay: set UCLK DPM for sienna_cichlidLikun Gao1-0/+4
2020-06-03drm/amdgpu/powerplay: set Thermal control for sienna_cichlidLikun Gao1-1/+2
2020-06-03drm/amd/powerplay: enable SOC Clock Deep Sleep for sienna_cichlidLikun Gao1-1/+2
2020-06-03drm/amd/powerplay: enable Graphics Clock Deep Sleep for sienna_cichlidLikun Gao1-1/+2
2020-06-03drm/amd/powerplay: enable Ultra Low Voltage for sienna_cichlidLikun Gao1-0/+3
2020-06-03drm/amd/powerplay: set FCLK DPM for sienna_cichlidLikun Gao1-2/+4
2020-06-03drm/amd/powerplay: set SOCCLK DPM for sienna_cichlidLikun Gao1-3/+11
2020-06-03drm/amd/powerplay: add support to set performance level for sienna_cichlidLikun Gao1-0/+83
2020-06-03drm/amdgpu/powerplay: add initial swSMU support for sienna_cichlid (v2)Likun Gao9-4/+3482
2020-06-03drm/amdgpu: add virtual display support for sienna_cichlidLikun Gao1-0/+2
2020-06-03drm/amdgpu/gfx10: change register configure for sienna_cichlidLikun Gao1-86/+273
2020-06-03drm/amdgpu: correct SDMA3 IH clinet id for sienna_cichlidLikun Gao2-2/+3
2020-06-03drm/amdgpu: add sdma ip block for sienna_cichlid (v5)Likun Gao9-17/+1803
2020-06-03drm/amdgpu: add sdma2 and sdma3 irqsrc header files for sienna_cichlid (v2)Likun Gao2-0/+90
2020-06-03drm/amdgpu: add gfx ip block for sienna_cichlid (v3)Likun Gao3-0/+17
2020-06-03drm/amdgpu: add ih ip block for sienna_cichlidLikun Gao2-4/+18
2020-06-03drm/amdgpu: add gmc ip block for sienna_cichlidLikun Gao2-13/+37
2020-06-03drm/amdgpu: add support gfxhub for sienna_cichlid (v3)Likun Gao3-1/+413
2020-06-03drm/amdgpu: add support on mmhub for sienna_cichlidLikun Gao1-14/+57
2020-06-03drm/amdgpu/soc15: add common ip block for sienna_cichlidLikun Gao1-0/+3
2020-06-03drm/amdgpu: initialize IP offset for sienna_cichlid (v2)Likun Gao5-1/+1227
2020-06-03drm/amdgpu/soc15: add support for sienna_cichlidLikun Gao1-0/+6
2020-06-03drm/amdgpu/gfx10: add clockgating support for sienna_cichlidLikun Gao1-0/+1
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.