aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu
AgeCommit message (Expand)AuthorFilesLines
2019-08-01drm/i915/ehl: Don't forget to handle port C's hotplug interruptsMatt Roper1-6/+35
2019-08-01drm/msm: Annotate intentional switch statement fall throughsJordan Crouse3-0/+4
2019-08-01drm/msm: add support for per-CRTC max_vblank_count on mdp5Brian Masney2-2/+16
2019-08-01drm/bochs: Use shadow buffer for bochs framebuffer consoleThomas Zimmermann1-0/+1
2019-08-01drm/fb-helper: Instanciate shadow FB if configured in device's mode_configThomas Zimmermann1-3/+15
2019-08-01drm/fb-helper: Map DRM client buffer only when requiredThomas Zimmermann2-20/+29
2019-08-01drm/client: Support unmapping of DRM client buffersThomas Zimmermann1-10/+56
2019-08-01drm/i915/oa: add content to MakefileJani Nikula1-0/+4
2019-08-01Revert "drm/radeon: Provide ddc symlink in connector sysfs directory"Neil Armstrong1-106/+36
2019-08-01drm/i915: Only recover active enginesChris Wilson2-16/+26
2019-08-01drm/i915: Add a wakeref getter for iff the wakeref is already activeChris Wilson2-1/+24
2019-08-01drm/i915: Lift intel_engines_resume() to callersChris Wilson7-46/+56
2019-08-01drm/i915: fix possible memory leak in intel_hdcp_auth_downstream()Wei Yongjun1-1/+2
2019-08-01drm/i915/execlists: Always clear pending&inflight requests on resetChris Wilson1-12/+1
2019-07-31drm/msm: Use the correct dma_sync calls in msm_gemRob Clark1-5/+42
2019-07-31drm/amdkfd: enable KFD support for navi14Alex Deucher1-0/+1
2019-07-31drm/amdgpu: disable inject for failed subblocks of gfxDennis Li1-116/+165
2019-07-31drm/amdgpu: support gfx ras error injection and err_cnt queryDennis Li2-3/+18
2019-07-31drm/amdgpu: add RAS callback for gfxDennis Li2-1/+531
2019-07-31drm/amdgpu: add define for gfx ras subblockDennis Li2-0/+431
2019-07-31drm/amd/include: add define of TCP_EDC_CNT_NEWDennis Li1-0/+2
2019-07-31drm/amd/include: add bitfield define for EDC registersDennis Li1-0/+157
2019-07-31drm/amdgpu: remove ras_reserve_vram in ras injectionTao Zhou1-11/+10
2019-07-31drm/amdgpu: add check for ras error typeTao Zhou1-3/+8
2019-07-31drm/amdgpu: update interrupt callback for all ras clientsTao Zhou3-2/+6
2019-07-31drm/amdgpu: allow ras interrupt callback to return error dataTao Zhou2-21/+22
2019-07-31drm/amdgpu: query umc ras error addressTao Zhou1-0/+80
2019-07-31drm/amdgpu: add structures for umc error address translationTao Zhou2-0/+12
2019-07-31drm/amdgpu: add support for recording ras error addressTao Zhou2-1/+3
2019-07-31drm/amdgpu: update algorithm of umc uncorrectable error countingTao Zhou1-6/+6
2019-07-31drm/amdgpu: switch to amdgpu_umc structureTao Zhou4-6/+16
2019-07-31drm/amdgpu: use 64bit operation macros for umcTao Zhou1-17/+8
2019-07-31drm/amdgpu: add RREG64/WREG64(_PCIE) operationsTao Zhou3-0/+129
2019-07-31drm/amdgpu: add ras error count after each query (v2)Tao Zhou1-0/+11
2019-07-31drm/amdgpu: querry umc error countHawking Zhang2-1/+13
2019-07-31drm/amdgpu: init umc v6_1 functions for vega20Hawking Zhang1-0/+14
2019-07-31drm/amdgpu: add umc v6_1 query error count supportHawking Zhang3-0/+205
2019-07-31drm/amdgpu: add umc v6_1_1 IP headersHawking Zhang2-0/+122
2019-07-31drm/amdgpu: add rsmu v_0_0_2 ip headersHawking Zhang2-0/+59
2019-07-31drm/amdgpu: add amdgpu_umc_functions structureHawking Zhang2-0/+31
2019-07-31drm/amdgpu: init RSMU and UMC ip base address for vega20Hawking Zhang2-0/+4
2019-07-31drm/amdgpu: move some ras data structure to amdgpu_ras.hHawking Zhang2-69/+68
2019-07-31drm/amdgpu: drop drmP.h from vcn_v2_5.cAlex Deucher1-1/+1
2019-07-31drm/amdgpu: drop drmP.h from vcn_v2_0.cAlex Deucher1-2/+2
2019-07-31drm/amdgpu: drop drmP.h from sdma_v5_0.cAlex Deucher1-3/+6
2019-07-31drm/amdgpu: drop drmP.h from nv.cAlex Deucher1-1/+2
2019-07-31drm/amdgpu: drop drmP.h from navi10_ih.cAlex Deucher1-1/+2
2019-07-31drm/amdgpu: drop drmP.h in gfx_v10_0.cAlex Deucher1-3/+7
2019-07-31drm/amdgpu: drop drmP.h from amdgpu_amdkfd_gfx_v10.cAlex Deucher1-1/+0
2019-07-31drm/amdgpu: drop drmP.h in amdgpu_amdkfd_arcturus.cAlex Deucher1-1/+0
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.