aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu
AgeCommit message (Expand)AuthorFilesLines
2018-11-01drm/amd/pp: Print warning if od_sclk/mclk out of rangeRex Zhu1-4/+8
2018-11-01drm/amd/pp: Fix pp_sclk/mclk_od not work on Vega10Rex Zhu1-0/+31
2018-11-01drm/amd/pp: Fix pp_sclk/mclk_od not work on smu7Rex Zhu1-4/+6
2018-11-01drm/amd/powerplay: no MGPU fan boost enablement on DPM disabledEvan Quan1-3/+3
2018-11-01drm/amdgpu: Fix skipping hangged job reset during gpu recover.Andrey Grodzovsky1-1/+1
2018-11-01drm/tilcdc: Use drm_fbdev_generic_setup()Noralf Trønnes1-9/+2
2018-11-01drm/sun4i: Use drm_fbdev_generic_setup()Noralf Trønnes3-22/+5
2018-11-01drm/atmel-hlcdc: Use drm_fbdev_generic_setup()Noralf Trønnes1-5/+2
2018-11-01drm/fsl-dcu: Use drm_fbdev_generic_setup()Noralf Trønnes2-23/+3
2018-11-01drm/arc: Use drm_fbdev_generic_setup()Noralf Trønnes2-34/+3
2018-11-01drm/syncobj: Mark local add/remove callback functions as staticChris Wilson1-14/+5
2018-11-01drm/i915/icl: Don't wait for empty FIFOMadhav Chauhan1-1/+3
2018-11-01drm/i915/icl: Find DSI presence for ICLMadhav Chauhan4-6/+18
2018-11-01drm/i915/icl: Add DSI packet payload/header registersMadhav Chauhan1-0/+22
2018-10-31drm/i915/ICL: Add pre_pll_enable hook for ICL and set DFLEXDPMLE in this hookManasi Navare1-0/+49
2018-10-31drm/i915/icl: Fix the macros for DFLEXDPMLE register bitsManasi Navare1-2/+6
2018-10-31drm/i915/icl: Fix crash when getting DPLL of a MST encoder in TC portsJosé Roberto de Souza1-2/+10
2018-10-31drm/i915: Initialize panel_vdd_work only for eDP portsJosé Roberto de Souza1-3/+2
2018-10-31drm/i915/icl: Set TC type to unknown when a sudden disconnection happenJosé Roberto de Souza1-3/+4
2018-10-31drm/i915/icl: Set TC type to unknown in the disconnection flowJosé Roberto de Souza1-7/+10
2018-10-31drm/i915/debugfs: Do not print cached information of a disconnected sinkJosé Roberto de Souza1-10/+11
2018-10-31drm/i915: Fix error handling for the NV12 fb dimensions checkVille Syrjälä1-1/+1
2018-10-31drm/i915: Use intel_panel_actually_set_backlight() to disable PWM backlightVille Syrjälä1-1/+1
2018-10-31drm/i915/dp: Validate modes using max Output BPP and slice count when DSC supportedManasi Navare1-1/+30
2018-10-31drm/i915/dp: Add helpers for Compressed BPP and Slice Count for DSCManasi Navare2-0/+108
2018-10-31drm/dp: DRM DP helper/macros to get DP sink DSC parametersManasi Navare1-0/+90
2018-10-31drm/i915/dp: Cache the DP/eDP DSC DPCD register set on Hotplug/eDP InitManasi Navare2-0/+33
2018-10-31drm/i915/dsc: Add slice_row_per_frame in DSC PPS programmingAnusha Srivatsa1-0/+1
2018-10-31drm/i915/icl: Program HS_TX_TIMEOUT/LP_RX_TIMEOUT/TA_TIMEOUT registersMadhav Chauhan3-0/+54
2018-10-31drm/i915/icl: Define DSI timeout registersMadhav Chauhan1-0/+43
2018-10-31drm/i915/icl: Disable DSI IO powerMadhav Chauhan1-0/+23
2018-10-31drm/i915/icl: Disable DSI portsMadhav Chauhan1-0/+23
2018-10-31drm/i915/icl: Disable portsync modeMadhav Chauhan1-0/+10
2018-10-31drm/i915/icl: Disable DDI functionMadhav Chauhan1-0/+8
2018-10-31drm/i915/icl: Put DSI link in ULPSMadhav Chauhan1-0/+26
2018-10-31drm/i915/icl: Power down DSI panelMadhav Chauhan1-0/+15
2018-10-31drm/i915/icl: Disable DSI transcodersMadhav Chauhan1-0/+26
2018-10-31drm/i915/icl: Turn OFF panel backlightMadhav Chauhan1-0/+12
2018-10-31drm/i915/icl: Turn ON panel backlightMadhav Chauhan1-0/+6
2018-10-31drm/i915/icl: Wait for header/payload credits releaseMadhav Chauhan1-0/+74
2018-10-31drm/i915/ringbuffer: change header SPDX identifier to MITJonathan Gray1-1/+1
2018-10-31drm/i915/icl: Power on DSI panelMadhav Chauhan1-0/+7
2018-10-31drm/i915/icl: Set max return packet size for DSI panelMadhav Chauhan1-0/+33
2018-10-31drm/i915/dsi: move connector mode functions to common fileMadhav Chauhan3-48/+50
2018-10-31drm/i915/icl: Move dsi host init code to common fileMadhav Chauhan3-34/+39
2018-10-31drm/i915/gvt: Handle values of EDP_PSR_IMR and EDP_PSR_IIRLonghe Zheng1-4/+4
2018-10-31drm/i915/gvt: correct mask setting for CSFE_CHICKEN1Xinyun Liu1-1/+1
2018-10-31drm/i915/gvt: support inconsecutive partial gtt entry writeHang Yuan2-52/+56
2018-10-31drm/i915/selftest: test aligned offsets for 64KMatthew Auld1-4/+18
2018-10-31drm/i915/gtt: Revert "Disable read-only support under GVT"Hang Yuan1-6/+2
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.