aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu
AgeCommit message (Expand)AuthorFilesLines
2018-05-18drm/nouveau/mc/gp100-: route fault buffer interrupts to FAULTBen Skeggs3-2/+22
2018-05-18drm/nouveau/core: define FAULT subdevBen Skeggs7-0/+16
2018-05-18drm/nouveau/secboot: remove VLA usageGustavo A. R. Silva1-4/+3
2018-05-18drm/nouveau: nouveau: use larger buffer in nvif_vmm_mapArnd Bergmann1-1/+1
2018-05-18drm/i915/gvt: Use sched_lock to protect gvt scheduler logic.Colin Xu4-8/+45
2018-05-18drm/i915/gvt: Use vgpu_lock to protect per vgpu accessColin Xu8-59/+72
2018-05-18Merge drm-fixes-for-v4.17-rc6-urgent into drm-nextDave Airlie17-27/+77
2018-05-18Merge tag 'drm-intel-fixes-2018-05-17' of git://anongit.freedesktop.org/drm/drm-intel into drm-fixesDave Airlie4-0/+11
2018-05-17drm/i915: enable the pipe/transcoder/planes later on HSW+Paulo Zanoni1-5/+5
2018-05-17drm/i915/icl: Read the correct Gen11 interrupt registersOscar Mateo3-12/+34
2018-05-17drm/i915: Remove unused enable_cmd_parser modparamChris Wilson2-4/+0
2018-05-17drm/i915: Nul-terminate legacy debug stringChris Wilson1-1/+1
2018-05-17drm/i915/execlists: HWACK checking superseded checking port[0].countChris Wilson1-2/+0
2018-05-17drm/i915: Clean up DVO pipe select bitsVille Syrjälä2-10/+7
2018-05-17drm/i915: Clean up TV pipe select bitsVille Syrjälä2-15/+9
2018-05-17drm/i915: Clean up SDVO pipe select bitsVille Syrjälä5-69/+52
2018-05-17drm/i915: Clean up LVDS pipe select bitsVille Syrjälä4-54/+42
2018-05-17drm/i915: Clean up ADPA pipe select bitsVille Syrjälä4-44/+33
2018-05-17i915: content-type property for HDMI connectorStanislav Lisovskiy2-6/+12
2018-05-17drm: content-type property for HDMI connectorStanislav Lisovskiy3-0/+125
2018-05-17drm/tegra: Use drm_gem_fb_destroyDaniel Stone1-16/+1
2018-05-17drm/tegra: Move fbdev unmap special caseDaniel Stone1-6/+11
2018-05-17drm/tegra: tegra_fb -> drm_framebufferDaniel Stone2-25/+15
2018-05-17drm/tegra: Move GEM BOs to drm_framebufferDaniel Stone2-30/+8
2018-05-17drm/tegra: Remove duplicate framebuffer num_planesDaniel Stone2-5/+2
2018-05-17drm/tegra: Adding new typedef vm_fault_tSouptick Joarder1-16/+2
2018-05-17gpu: host1x: Acquire a reference to the IOVA cacheThierry Reding1-1/+10
2018-05-17drm/tegra: Acquire a reference to the IOVA cacheThierry Reding1-1/+9
2018-05-17drm/tegra: Fix order of teardown in IOMMU caseThierry Reding1-4/+4
2018-05-17gpu: host1x: Fix dma_free_wc() argument in the error pathDmitry Osipenko1-1/+1
2018-05-17drm/amdgpu: Set vega20 load_type to AMDGPU_FW_LOAD_DIRECT.Feifei Xu1-1/+2
2018-05-17drm/amdgpu: Use vbios table for gpu info on vega20Alex Deucher1-2/+12
2018-05-17drm/amdgpu/atomfirmware: add parser for gfx_info tableAlex Deucher2-0/+47
2018-05-17drm/amdgpu/atomfirmware: add new gfx_info data table v2.4 (v2)Alex Deucher1-0/+34
2018-05-17drm/amd/display: Add harvest IP support for Vega20Jerry (Fangzhi) Zuo1-0/+208
2018-05-17drm/amd/display: Add BIOS smu_info v3_3 support for Vega20Jerry (Fangzhi) Zuo1-0/+5
2018-05-17drm/amd/display: Remove COMBO_DISPLAY_PLL0 from Vega20Feifei Xu2-1/+16
2018-05-17drm/amd/display: Add Vega20 config. supportJerry (Fangzhi) Zuo1-0/+9
2018-05-17drm/amd: Add dce-12.1 gpio aux registers (v2)Roman Li2-0/+164
2018-05-17drm/amdgpu: Add vega20 to dc support check (v2)Feifei Xu1-0/+1
2018-05-17drm/amd/display/dm: Add vega20 supportFeifei Xu1-0/+4
2018-05-17drm/amdgpu: Add nbio support for vega20 (v2)Feifei Xu2-1/+19
2018-05-17drm/amdgpu/soc15: Add ip blocks for vega20 (v2)Feifei Xu1-0/+1
2018-05-17drm/amdgpu/soc15: dynamic initialize ip offset for vega20Feifei Xu4-1/+59
2018-05-17drm/amdgpu/soc15: Set common clockgating for vega20.Feifei Xu1-0/+1
2018-05-17drm/amdgpu/soc15:Add vega20 soc15_common_early_init supportFeifei Xu1-0/+5
2018-05-17drm/amdgpu/gfx9: Add clockgatting support for vega20Feifei Xu1-0/+1
2018-05-17drm/amdgpu/gfx9: Add support for vega20Feifei Xu1-0/+2
2018-05-17drm/amdgpu/gfx9: Add gfx config for vega20. (v4)Feifei Xu1-0/+10
2018-05-17drm/amdgpu/gfx9: Add vega20 golden settings (v3)Feifei Xu1-0/+22
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.