aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu
AgeCommit message (Expand)AuthorFilesLines
2017-12-13drm/tegra: sor: Parameterize register offsetsThierry Reding1-76/+127
2017-12-13drm/tegra: Support ARGB and ABGR formatsThierry Reding3-0/+14
2017-12-13drm/tegra: dc: Add Tegra186 supportThierry Reding3-81/+266
2017-12-13drm/tegra: Add Tegra186 display hub supportThierry Reding8-3/+1103
2017-12-13drm/tegra: Move common plane code to separate fileThierry Reding4-194/+245
2017-12-13drm/tegra: dc: Move state definition to headerThierry Reding2-18/+18
2017-12-13drm/tegra: dc: Remove duplicate plane funcsThierry Reding1-10/+1
2017-12-13drm/tegra: dc: Remove tegra_overlay_plane_destroy()Thierry Reding1-6/+1
2017-12-13drm/tegra: dc: Remove duplicate plane funcsThierry Reding1-12/+3
2017-12-13drm/tegra: dc: Remove tegra_primary_plane_destroy()Thierry Reding1-6/+1
2017-12-13drm/tegra: Remove custom page-flip handlerThierry Reding2-48/+17
2017-12-13drm/tegra: Use atomic commit helpersThierry Reding4-107/+27
2017-12-13drm/tegra: dc: Support background colorThierry Reding2-7/+15
2017-12-13drm/tegra: vic: Properly align argumentsThierry Reding1-1/+1
2017-12-13drm/tegra: Do not wrap lines unnecessarilyThierry Reding1-2/+1
2017-12-13drm/tegra: sor: Register debugfs in ->late_register()Thierry Reding1-34/+19
2017-12-13drm/tegra: sor: Root debugfs files at the connectorThierry Reding1-11/+6
2017-12-13drm/tegra: hdmi: Register debugfs in ->late_register()Thierry Reding1-265/+245
2017-12-13drm/tegra: dsi: Register debugfs in ->late_register()Thierry Reding1-40/+18
2017-12-13drm/tegra: dc: Register debugfs in ->late_register()Thierry Reding2-365/+335
2017-12-13drm/tegra: dc: Reshuffle some codeThierry Reding1-76/+76
2017-12-13drm/tegra: sor: Move register definitions into a tableThierry Reding1-119/+125
2017-12-13drm/tegra: hdmi: Move register definitions into a tableThierry Reding1-169/+175
2017-12-13drm/tegra: dsi: Move register definitions into a tableThierry Reding1-86/+82
2017-12-13drm/tegra: dc: Move register definitions into a tableThierry Reding1-217/+223
2017-12-13gpu: host1x: Cleanup on initialization failureThierry Reding1-2/+9
2017-12-13gpu: host1x: Rewrite conditional for better readabilityThierry Reding1-5/+7
2017-12-13drm/tegra: Sanitize format modifiersThierry Reding1-6/+29
2017-12-13drm/i915: Don't check #active_requests from i915_gem_wait_for_idle()Chris Wilson2-6/+2
2017-12-13drm/i915/fence: Use rcu to defer freeing of irq_workChris Wilson1-1/+2
2017-12-12drm/i915: Dump the engine state before declaring wedged from wait_for_engines()Chris Wilson1-1/+12
2017-12-12drm/i915: Bump timeout for wait_for_engines()Chris Wilson2-2/+4
2017-12-12drm/i915: Downgrade misleading "Memory usable" messageChris Wilson1-3/+2
2017-12-12drm/i915: Print an error message for a reset failure on gen2Chris Wilson1-1/+4
2017-12-12drm/amdgpu: fix MAP_QUEUES paramterMonk Liu1-1/+1
2017-12-12drm/ttm: max_cpages is in unit of native pageMonk Liu1-1/+1
2017-12-12drm/ttm: fix incorrect calculate on shrink_pagesMonk Liu1-0/+1
2017-12-12drm/amdgpu: make function names consistent in nbio filesAlex Deucher2-16/+16
2017-12-12drm/amdgpu: correct vce fw data and stack sizeFrank Min1-1/+1
2017-12-12drm/amdgpu: fix MAP_QUEUES paramterMonk Liu1-1/+1
2017-12-12drm/amdgpu: no need with INT for fence pollingMonk Liu1-1/+1
2017-12-12drm/amdgpu: no need to evict VRAM in device_finiMonk Liu1-2/+1
2017-12-12drm/ttm: max_cpages is in unit of native pageMonk Liu1-1/+1
2017-12-12drm/ttm: fix incorrect calculate on shrink_pagesMonk Liu1-0/+1
2017-12-12drm/amdgpu: allow get_vm_pde to change flags as wellChristian König11-38/+54
2017-12-12drm/amdgpu: batch PDE updates againChristian König1-109/+94
2017-12-12drm/amdgpu: remove keeping the addr of the VM PDsChristian König2-10/+5
2017-12-12drm/amdgpu: remove last_entry_used from the VM codeChristian König2-24/+29
2017-12-12drm/amdgpu: avoid the modulo in amdgpu_vm_get_entryChristian König1-3/+3
2017-12-12drm/amdgpu: use polling mem to set SDMA3 wptr for VFPixel Ding2-8/+20
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.