aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu
AgeCommit message (Expand)AuthorFilesLines
2016-11-15drm/i915/gen9+: Kill off hw_ddb from intel_crtc.Maarten Lankhorst3-28/+21
2016-11-15drm/print: Move kerneldoc next to definitionDaniel Vetter1-0/+5
2016-11-15drm: Consolidate dumb buffer docsDaniel Vetter1-28/+18
2016-11-15drm: Extract drm_drv.hDaniel Vetter2-14/+8
2016-11-15drm: Extract drm_dumb_buffers.cDaniel Vetter4-118/+150
2016-11-15drm/i915/gen9+: Preserve old allocation from crtc_state.Maarten Lankhorst2-2/+6
2016-11-15drm/i915/gen9+: Program watermarks as a separate step during evasion, v3.Maarten Lankhorst5-80/+30
2016-11-15drm/i915: Add an atomic evasion step to watermark programming, v4.Maarten Lankhorst3-18/+50
2016-11-15drm/i915: Add execution priority boosting for mmioflipsChris Wilson1-0/+1
2016-11-15drm: zte: checking for NULL instead of IS_ERR()Dan Carpenter1-2/+2
2016-11-15drm/virtio: allocate some extra bufsGerd Hoffmann1-1/+1
2016-11-15qxl: Allow resolution which are not multiple of 8Christophe Fergeau1-0/+3
2016-11-15qxl: Don't notify userspace when monitors config is unchangedChristophe Fergeau1-10/+52
2016-11-15qxl: Remove qxl_bo_init() return valueChristophe Fergeau2-3/+2
2016-11-15qxl: Call qxl_gem_{init, fini}Christophe Fergeau1-1/+2
2016-11-15qxl: Add missing '\n' to qxl_io_log() callChristophe Fergeau1-1/+1
2016-11-15qxl: Remove unused prototypeChristophe Fergeau1-3/+0
2016-11-15qxl: Mark some internal functions as staticChristophe Fergeau3-6/+3
2016-11-15Revert "drm: virtio: reinstate drm_virtio_set_busid()"Gerd Hoffmann3-12/+0
2016-11-15drm/virtio: fix busid regressionGerd Hoffmann1-2/+11
2016-11-15drm: re-export drm_dev_set_uniqueGerd Hoffmann1-14/+24
2016-11-15drm: don't let crtc_ww_class leak outRob Clark2-2/+13
2016-11-15drm/imx: Switch to drm_fb_cma_prepare_fb() helperMarek Vasut2-31/+2
2016-11-15drm: rcar-du: Fix LVDS start sequence on Gen3Koji Matsuoka1-7/+8
2016-11-15drm: rcar-du: Fix H/V sync signal polarity configurationKoji Matsuoka1-2/+2
2016-11-15drm: rcar-du: Fix display timing controller parameterKoji Matsuoka1-1/+1
2016-11-15drm: rcar-du: Fix dot clock routing configurationLaurent Pinchart1-9/+13
2016-11-15drm: rcar-du: Add R8A7796 supportLaurent Pinchart1-0/+25
2016-11-15drm: rcar-du: Add R8A7792 supportSergei Shtylyov1-0/+22
2016-11-15drm: rcar-du: Simplify and fix probe error handlingLaurent Pinchart2-20/+17
2016-11-14drm/i915/scheduler: Boost priorities for flipsChris Wilson3-0/+72
2016-11-14drm/i915: Store the execution priority on the contextChris Wilson3-1/+3
2016-11-14drm/i915/scheduler: Execute requests in order of prioritiesChris Wilson8-16/+165
2016-11-14drm/i915/scheduler: Record all dependencies upon request constructionChris Wilson4-2/+134
2016-11-14drm/i915/scheduler: Signal the arrival of a new requestChris Wilson4-0/+29
2016-11-14drm/i915: Remove engine->execlist_lockChris Wilson5-10/+11
2016-11-14drm/i915: Defer transfer onto execution timeline to actual hw submissionChris Wilson5-23/+57
2016-11-14drm/i915: Split request submit/execute phase into twoChris Wilson2-9/+39
2016-11-14drm/i915: Create distinct lockclasses for execution vs user timelinesChris Wilson4-8/+32
2016-11-14drm/i915: Give each sw_fence its own lockclassChris Wilson2-3/+21
2016-11-14drm/i915: Remove some duplicated plane swapping logicVille Syrjälä1-12/+9
2016-11-14drm/i915: Simplify DP port limited color range bit platform checksVille Syrjälä1-5/+2
2016-11-14drm/i915: Kill dp_encoder_is_mstVille Syrjälä3-4/+2
2016-11-14drm/i915: Add horizontal mirroring support for CHV pipe B planesVille Syrjälä3-0/+27
2016-11-14drm/i915: Clean up rotation DSPCNTR/DVSCNTR/etc. setupVille Syrjälä2-23/+27
2016-11-14drm/i915: Use & instead if == to check for rotationsVille Syrjälä2-7/+7
2016-11-14drm/i915/fbc: convert intel_fbc.c to use INTEL_GEN()Paulo Zanoni1-13/+13
2016-11-14drm/i915/fbc: use drm_atomic_get_existing_crtc_state when appropriatePaulo Zanoni1-11/+4
2016-11-14drm/i915/fbc: inline intel_fbc_can_choose()Paulo Zanoni1-22/+11
2016-11-14drm/i915/fbc: extract intel_fbc_can_enable()Paulo Zanoni1-2/+12