aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu (follow)
AgeCommit message (Expand)AuthorFilesLines
2022-02-19iosys-map: Add offset to iosys_map_memcpy_to()Lucas De Marchi2-2/+2
2022-02-18drm/i915: Kill the fake lmem supportLucas De Marchi8-149/+2
2022-02-19Merge branches 'msm-next-lumag-core', 'msm-next-lumag-dpu', 'msm-next-lumag-dp', 'msm-next-lumag-dsi', 'msm-next-lumag-hdmi' and 'msm-next-lumag-mdp5' into msm-next-lumagDmitry Baryshkov48-695/+1020
2022-02-19drm/msm/dp: support finding next bridge even for DP interfacesDmitry Baryshkov1-7/+12
2022-02-19drm/msm/dp: support attaching bridges to the DP encoderDmitry Baryshkov5-20/+21
2022-02-19drm/msm/dp: fix panel bridge attachmentDmitry Baryshkov1-10/+11
2022-02-18drm/i915/dg2: Enable 5th portMatt Roper4-3/+20
2022-02-18drm/i915/dg2: Drop 38.4 MHz MPLLB tablesMatt Roper1-207/+1
2022-02-18drm/i915: Fix for PHY_MISC_TC1 offsetJouni Högander2-3/+5
2022-02-18drm/i915: Pimp icl+ sagv pre/post updateVille Syrjälä1-18/+17
2022-02-18drm/i915: Split pre-icl vs. icl+ SAGV hooks apartVille Syrjälä1-40/+74
2022-02-18drm/i915: Fix bw atomic check when switching between SAGV vs. no SAGVVille Syrjälä1-2/+16
2022-02-18drm/i915: Correctly populate use_sagv_wm for all pipesVille Syrjälä1-11/+11
2022-02-18drm/amdgpu: add dm ip block for dcn 3.1.5Yifan Zhang1-0/+1
2022-02-18drm/amd/display: Add DCN315 DM SupportQingqing Zhuo2-1/+14
2022-02-18drm/amd/display: Add DCN315 COREQingqing Zhuo2-3/+18
2022-02-18drm/amd/display: Add DCN315 blocks to MakefileQingqing Zhuo1-0/+1
2022-02-18drm/amd/display: Add DCN315 Command Table HelperQingqing Zhuo1-0/+1
2022-02-18drm/amd/display: Add DCN315 ResourceQingqing Zhuo3-0/+2400
2022-02-18drm/amd/display: Add DCN315 DMUBQingqing Zhuo5-5/+139
2022-02-18drm/amd/display: Add DCN315 IRQQingqing Zhuo3-0/+480
2022-02-18drm/amd/display: Add DCN315 GPIOQingqing Zhuo7-0/+714
2022-02-18drm/amd/display: Add DCN315 CLK_MGRQingqing Zhuo6-2/+1141
2022-02-18drm/amd/display: Add DCN315 family informationQingqing Zhuo2-0/+7
2022-02-18drm/amd/include: add DCN 3.1.5 registersQingqing Zhuo4-0/+192842
2022-02-18drm/amdgpu: add mp 13.0.5 header filesYifan Zhang2-0/+1127
2022-02-18drm/amd/pm: add smu_v13_0_5_ppt implementationYifan Zhang8-1/+1183
2022-02-18drm/amd/pm: update smc message sequence for smu 13.0.5Yifan Zhang1-5/+29
2022-02-18drm/admgpu/pm: add smu 13.0.5 driver interface headersYifan Zhang3-0/+340
2022-02-18drm/amdgpu: add support for psp 13.0.5Yifan Zhang3-0/+9
2022-02-18drm/amdgpu: add smuio support for smuio 13.0.10Yifan Zhang1-0/+1
2022-02-18drm/amdgpu: add support for nbio 7.3.0Yifan Zhang2-0/+5
2022-02-18drm/amdgpu: enable vcn pg and cg for vcn 3.1.2Boyuan Zhang1-2/+7
2022-02-18drm/amdgpu/vcn: add vcn support for vcn 3.1.2Boyuan Zhang3-0/+10
2022-02-18drm/amdgpu: add support for sdma 5.2.6Yifan Zhang2-1/+11
2022-02-18drm/amdgpu: do not enable asic reset for raven2Chen Gong1-2/+2
2022-02-18drm/msm/dpu: Fix timeout issues on command mode panelsAngeloGioacchino Del Regno1-0/+3
2022-02-18drm/msm/dpu: Add a function to retrieve the current CTL statusAngeloGioacchino Del Regno2-0/+13
2022-02-18drm/msm/dpu: simplify clocks handlingDmitry Baryshkov9-150/+36
2022-02-18drm/msm/dpu: pull connector from dpu_encoder_phys to dpu_encoder_virtDmitry Baryshkov2-7/+6
2022-02-18drm/msm/dpu: switch dpu_encoder to use atomic_mode_setDmitry Baryshkov4-56/+21
2022-02-18drm/msm/dpu: encoder: drop unused mode_fixup callbackDmitry Baryshkov4-32/+0
2022-02-18drm/msm/dpu: drop bus_scaling_client fieldDmitry Baryshkov1-2/+0
2022-02-18drm/msm/dpu: remove msm_dp cached in dpu_encoder_virtDmitry Baryshkov1-5/+0
2022-02-18drm/msm: move struct msm_display_info to dpu driverDmitry Baryshkov2-18/+18
2022-02-18drm/msm/dpu: fix dp audio conditionDmitry Baryshkov1-1/+1
2022-02-18drm/msm/dpu: drop unused access macrosDmitry Baryshkov1-16/+0
2022-02-18drm/msm/dpu: Only create debugfs for PRIMARY minorBjorn Andersson1-0/+4
2022-02-18drm/msm/dpu: Add SC8180x to hw catalogRob Clark4-0/+132
2022-02-18drm/msm/dpu: Add INTF_5 interruptsBjorn Andersson2-0/+7
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.