aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu
AgeCommit message (Expand)AuthorFilesLines
2016-04-30drm/exynos: exynos5433_decon: use generic of_device_get_match_data helperMarek Szyprowski1-4/+1
2016-04-30drm/exynos: convert clock_enable crtc callback to pipeline clockAndrzej Hajda3-25/+16
2016-04-29kernel.h: add u64_to_user_ptr()Gustavo Padovan5-35/+20
2016-04-29drm/i915: Enable semaphores for legacy submission on gen8Chris Wilson1-4/+0
2016-04-30drm/exynos/mixer: enable HDMI-PHY before configuring MIXERAndrzej Hajda1-0/+4
2016-04-30drm/exynos/decon5433: enable HDMI-PHY before configuring DECONAndrzej Hajda1-0/+4
2016-04-30drm/exynos: add support for pipeline clock to the frameworkAndrzej Hajda1-0/+12
2016-04-30drm/exynos: add helper to get crtc from pipeAndrzej Hajda2-6/+12
2016-04-30drm/exynos/decon5433: do not protect window in plane disableAndrzej Hajda1-5/+0
2016-04-30drm/exynos/decon5433: reset decon on startAndrzej Hajda1-0/+2
2016-04-30drm/exynos/decon5433: fix DECON standalone updateAndrzej Hajda1-7/+8
2016-04-30drm/exynos/hdmi: remove registry dumpAndrzej Hajda1-263/+0
2016-04-30drm/exynos/hdmi: add core reset codeAndrzej Hajda1-0/+4
2016-04-30drm/exynos/hdmi: add PHY power off signal handlingAndrzej Hajda1-0/+4
2016-04-30drm/exynos/hdmi: fix PHY configuration sequenceAndrzej Hajda1-11/+11
2016-04-30drm/exynos/hdmi: add Exynos5433 supportAndrzej Hajda2-2/+149
2016-04-30drm/exynos/hdmi: stop programming registers with default valuesAndrzej Hajda1-19/+0
2016-04-30drm/exynos/hdmi: code cleanupAndrzej Hajda1-53/+26
2016-04-30drm/exynos/hdmi: use array specifier for HDMI-PHY configurationsAndrzej Hajda1-16/+18
2016-04-30drm/exynos/hdmi: constify global variablesAndrzej Hajda1-5/+5
2016-04-30drm/exynos/hdmi: clock code re-factoringAndrzej Hajda1-54/+140
2016-04-30drm/exynos: Use VIDEO_SAMSUNG_S5P_G2D=n as G2D Kconfig dependencyJavier Martinez Canillas1-1/+1
2016-04-30drm/exynos: fix a warning messageDan Carpenter1-1/+1
2016-04-30drm/exynos: mic: fix an error codeDan Carpenter1-0/+1
2016-04-30drm/exynos: fimd: fix broken dp_clock controlMarek Szyprowski1-1/+1
2016-04-30drm/exynos: build fbdev code conditionallyAndrzej Hajda4-15/+36
2016-04-30drm/exynos: fix adjusted_mode pointer in exynos_plane_mode_setAndrzej Hajda1-5/+7
2016-04-30drm/exynos: fix error handling in exynos_drm_subdrv_openArnd Bergmann1-1/+1
2016-04-29drm/i915: Reload PD tables after semaphore wait on gen8Chris Wilson1-0/+10
2016-04-29drm/i915: Fix serialisation of pipecontrol write vs semaphore signalChris Wilson1-2/+1
2016-04-29drm/i915: Fix gen8 semaphores id for legacy modeChris Wilson2-3/+9
2016-04-29drm/i915: Fix ordering of sanitize ppgtt and sanitize execlistsChris Wilson5-16/+20
2016-04-29drm/i915: Apply strongly ordered RCS breadcrumb to gen8/legacyChris Wilson3-9/+38
2016-04-29drm/arcpgu: use dedicated memory area for frame bufferAlexey Brodkin1-0/+6
2016-04-29drm/i915: Trim the flush for the execlists request emissionChris Wilson1-2/+5
2016-04-29drm/i915: Trim the flush for the legacy request emissionChris Wilson1-2/+7
2016-04-29drm/i915: Bump reserved size for legacy gen8 semaphore emissionChris Wilson1-4/+4
2016-04-29drm/hisilicon: Add support for external bridgeXinliang Liu1-0/+52
2016-04-29drm/hisilicon: Add designware dsi host driverXinliang Liu1-0/+50
2016-04-29drm/hisilicon: Add designware dsi encoder driverXinliang Liu4-0/+869
2016-04-29drm/hisilicon: Add cma fbdev and hotplugXinliang Liu2-0/+37
2016-04-29drm/hisilicon: Add vblank driver for ADEXinliang Liu2-1/+75
2016-04-29drm/hisilicon: Add plane driver for ADEXinliang Liu1-1/+534
2016-04-29drm/hisilicon: Add crtc driver for ADEXinliang Liu5-1/+714
2016-04-29drm/hisilicon: Add hisilicon kirin drm master driverXinliang Liu8-0/+354
2016-04-29drm/i915: Move VLV HDMI lane reset work around logic to intel_dpio_phy.cAnder Conselvan de Oliveira3-11/+17
2016-04-29drm/i915: Unduplicate pre encoder enabling phy codeAnder Conselvan de Oliveira4-41/+33
2016-04-29drm/i915: Unduplicate VLV phy pre pll enabling codeAnder Conselvan de Oliveira4-51/+31
2016-04-29drm/i915: Unduplicate VLV signal level codeAnder Conselvan de Oliveira4-27/+37
2016-04-29drm/i915: Unduplicate CHV encoders' post pll disable codeAnder Conselvan de Oliveira4-58/+36
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.