aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu
AgeCommit message (Expand)AuthorFilesLines
2015-08-15drm/msm/mdp5: add more YUV formats for MDP5Stephane Viau2-46/+76
2015-08-15drm/msm/mdp5: use 2 memory clients for YUV formats on newer mdp5Wentao Xu3-6/+25
2015-08-15drm/msm/mdp: mark if a MDP format is YUV at definitionWentao Xu2-14/+16
2015-08-15drm/msm/dp: use flags argument of devm_gpiod_get to set directionUwe Kleine-König1-15/+2
2015-08-15drm/msm/dsi: Save/Restore PLL status across PHY resetHai Li5-36/+68
2015-08-15drm/msm/dsi: One function call less in dsi_init() after error detectionMarkus Elfring1-13/+9
2015-08-15drm/msm/dsi: Delete an unnecessary check before the function call "dsi_destroy"Markus Elfring1-3/+1
2015-08-15drm/msm/mdp5: Allocate CTL0/1 for dual DSI single FLUSHHai Li4-23/+129
2015-08-15drm/msm/mdp5: Allocate CTL for each display interfaceHai Li7-79/+80
2015-08-15drm/msm/mdp5: Add plane blending operation support for MDP5 (v2)jilai wang6-85/+262
2015-08-15drm/msm: don't install plane properties on crtcRob Clark6-10/+2
2015-08-15drm/msm/dsi: Report PHY errors only when they really occurArchit Taneja1-1/+5
2015-08-15drm/msm: Set different display size limitation on each targetHai Li5-4/+20
2015-08-15drm/msm/hdmi: standardize on lead chip for compatible namesRob Clark1-4/+4
2015-08-15drm/msm: Add support for msm8x94Stephane Viau5-32/+129
2015-08-15drm/msm/hdmi: remove ->reset() from HDMI PHYStephane Viau5-144/+50
2015-08-15drm/msm/dsi: Add support for msm8x94Hai Li3-0/+150
2015-08-15drm/msm/dsi: Use pinctrl in DSI driverHai Li1-0/+12
2015-08-15drm/msm/dsi: Rename *dual panel* to *dual DSI*Hai Li1-42/+42
2015-08-15drm/msm/dsi: Update source PLL selection in DSI PHYHai Li3-22/+41
2015-08-15drm/msm/hdmi: add hdmi hdcp support (V3)jilai wang8-8/+1523
2015-08-15drm/msm: update generated headersRob Clark17-215/+675
2015-08-15Merge tag 'topic/drm-fixes-2015-08-14' of git://anongit.freedesktop.org/drm-intel into drm-nextDave Airlie1-6/+13
2015-08-15Merge tag 'drm-intel-fixes-2015-08-14' of git://anongit.freedesktop.org/drm-intel into drm-nextDave Airlie2-81/+23
2015-08-14drm/msm/mdp5: release SMB (shared memory blocks) in various casesWentao Xu5-32/+104
2015-08-14drm/msm: change to uninterruptible wait in atomic commitWentao Xu4-13/+14
2015-08-14drm/msm: mdp4: Fix drm_framebuffer dereference crashArchit Taneja1-1/+3
2015-08-14drm/msm: fix msm_gem_prime_get_sg_table()Rob Clark1-2/+6
2015-08-14drm/bridge: Put Kconfig entries in a separate menuThierry Reding2-5/+13
2015-08-14drm/panel: Add support for LG LG4573 480x800 4.3" panelHeiko Schocher3-0/+307
2015-08-14drm/panel: Add display timing for Okaya RS800480T-7X0GPGary Bisson1-0/+33
2015-08-14drm/panel: simple: Add support for NEC NL4827HC19-05B 480x272 paneljianwei wang1-0/+27
2015-08-14drm/panel: simple: Add support for AUO B080UAN01Thierry Reding1-0/+31
2015-08-14drm/panel: simple: Correct minimum hsync length of the HannStar HSD070PWW1 panelPhilipp Zabel1-1/+6
2015-08-14drm/panel: simple: Add bus format for HannStar HSD070PWW1 LVDS panelPhilipp Zabel1-0/+1
2015-08-14drm/bridge: Add vendor prefixesThierry Reding4-7/+7
2015-08-14drm/i915: remove excessive scaler debugging messagesJani Nikula2-5/+0
2015-08-14drm/i915: Debugfs interface for GuC submission statisticsDave Gordon1-0/+76
2015-08-14drm/i915: Integrate GuC-based command submissionAlex Dai6-29/+128
2015-08-14drm/i915: Interrupt routing for GuC submissionDave Gordon2-2/+60
2015-08-14drm/i915: Implementation of GuC submission clientDave Gordon4-3/+725
2015-08-14drm/i915: Enable GuC firmware logAlex Dai3-0/+76
2015-08-14drm/i915: Prepare for GuC-based command submissionAlex Dai4-1/+148
2015-08-14drm/i915: Expose one LRC function for GuC submission modeDave Gordon2-5/+7
2015-08-14drm/i915: Debugfs interface to read GuC load statusAlex Dai1-0/+39
2015-08-14drm/i915: GuC-specific firmware loaderAlex Dai9-9/+650
2015-08-14drm/i915: Kill intel_dp->{link_bw, rate_select}Ville Syrjälä3-27/+27
2015-08-14drm/i915: Don't use link_bw to select between TP1 and TP3Ville Syrjälä1-2/+2
2015-08-14drm/i915: Move intel_dp->lane_count into pipe_configVille Syrjälä6-28/+61
2015-08-14drm/i915: Avoid confusion between DP and TRANS_DP_CTL in DP .get_config()Ville Syrjälä1-3/+4
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.