aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/hwtracing/coresight/coresight-tmc-etr.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2019-09-03coresight: tmc-etr: Add barrier packets when moving offset forwardMathieu Poirier1-5/+24
2019-09-03coresight: tmc-etr: Decouple buffer sync and barrier packet insertionMathieu Poirier1-6/+12
2019-09-03coresight: tmc-etr: Fix perf_data checkYabin Cui1-4/+4
2019-09-03coresight: tmc-etr: Fix updating buffer in not-snapshot mode.Yabin Cui1-7/+11
2019-09-03coresight: tmc-etr: Handle memory errorsSuzuki K Poulose1-0/+13
2019-09-03coresight: etr_buf: Consolidate refcount initializationSuzuki K Poulose1-11/+2
2019-07-03coresight: tmc: Smatch: Fix potential NULL pointer dereferenceSuzuki K Poulose1-2/+4
2019-07-03coresight: tmc-etr: alloc_perf_buf: Do not call smp_processor_id from preemptibleSuzuki K Poulose1-5/+2
2019-07-03coresight: tmc-etr: Do not call smp_processor_id() from preemptibleSuzuki K Poulose1-4/+2
2019-06-20coresight: Reuse platform data structure for connection trackingSuzuki K Poulose1-2/+2
2019-06-19coresight: tmc: Clean up device specific dataSuzuki K Poulose1-17/+23
2019-06-19coresight: perf: Don't set the truncated flag in snapshot modeMathieu Poirier1-1/+7
2019-06-19coresight: tmc-etr: Properly set AUX buffer head in snapshot modeMathieu Poirier1-6/+5
2019-04-25coresight: tmc-etr: Add support for CPU-wide trace scenariosMathieu Poirier1-5/+33
2019-04-25coresight: tmc-etr: Allocate and free ETR memory buffers for CPU-wide scenariosMathieu Poirier1-3/+104
2019-04-25coresight: tmc-etr: Introduce the notion of reference counting to ETR devicesMathieu Poirier1-0/+5
2019-04-25coresight: tmc-etr: Introduce the notion of process ID to ETR devicesMathieu Poirier1-0/+4
2019-04-25coresight: tmc-etr: Create per-thread buffer allocation functionMathieu Poirier1-1/+28
2019-04-25coresight: tmc-etr: Refactor function tmc_etr_setup_perf_buf()Mathieu Poirier1-9/+30
2019-04-25coresight: Communicate perf event to sink buffer allocation functionsMathieu Poirier1-8/+10
2019-04-25coresight: Properly address errors in sink::disable() functionsMathieu Poirier1-5/+4
2019-04-25coresight: Move reference counting inside sink driversMathieu Poirier1-3/+16
2019-04-25coresight: Adding return code to sink::disable() operationMathieu Poirier1-2/+3
2019-04-25coresight: catu: fix clang build warningArnd Bergmann1-2/+3
2018-09-25coreisght: tmc: Claim device before useSuzuki K Poulose1-0/+4
2018-09-25coresight: tmc-etr: Handle errors enabling CATUSuzuki K Poulose1-7/+12
2018-09-25coresight: tmc-etr: Refactor for handling errorsSuzuki K Poulose1-24/+43
2018-09-25coresight: etm-perf: Add support for ETR backendSuzuki K Poulose1-2/+246
2018-09-25coresight: perf: Remove set_buffer call backSuzuki K Poulose1-3/+4
2018-09-25coresight: Convert driver messages to dev_dbgSuzuki K Poulose1-2/+2
2018-09-25coresight: tmc-etr: Relax collection of trace from sysfs modeSuzuki K Poulose1-8/+6
2018-09-25coresight: tmc-etr: Handle driver mode specific ETR buffersSuzuki K Poulose1-20/+38
2018-09-25coresight: Use ERR_CAST instead of ERR_PTRzhong jiang1-1/+1
2018-07-15coresight: catu: Plug in CATU as a backend for ETR bufferSuzuki K Poulose1-6/+19
2018-07-15coresight: Introduce support for Coresight Address Translation UnitSuzuki K Poulose1-0/+52
2018-07-15coresight: Fix check in coresight_tmc_etr_buf_insert_barrier_packetSuzuki K Poulose1-1/+1
2018-07-15coresight: include vmalloc.h for vmap/vunmapArnd Bergmann1-0/+1
2018-07-15coresight: tmc-etr buf: Add TMC scatter gather mode backendSuzuki K Poulose1-4/+110
2018-07-15coresight: tmc-etr: Add transparent buffer managementSuzuki K Poulose1-80/+262
2018-07-15coresight: Add support for TMC ETR SG unitSuzuki K Poulose1-0/+263
2018-07-15coresight: Add generic TMC sg table frameworkSuzuki K Poulose1-0/+268
2018-07-15coresight: Add helper for inserting synchronization packetsSuzuki K Poulose1-12/+1
2018-07-15coresight: tmc-etr: Disallow perf modeSuzuki K Poulose1-26/+2
2018-07-15coresight: tmc-etr: Do not clean trace bufferSuzuki K Poulose1-6/+2
2018-07-15coresight: tmc: Hide trace buffer handling for file readSuzuki K Poulose1-0/+34
2018-05-14coresight tmc etr: Removing extra newlineMathieu Poirier1-1/+0
2018-05-14coresight tmc etr: Fix uninitialised variableMathieu Poirier1-1/+1
2018-05-14coresight tmc etr: Make memory check consistent in the same functionMathieu Poirier1-2/+2
2018-05-14coresight: Moving framework and drivers to SPDX identifierMathieu Poirier1-12/+1
2017-08-28coresight tmc: Support for save-restore in ETRSuzuki K Poulose1-1/+12
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.