aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/hwtracing/coresight/coresight-tmc-etr.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2018-09-25coreisght: tmc: Claim device before useSuzuki K Poulose1-0/+4
2018-09-25coresight: tmc-etr: Handle errors enabling CATUSuzuki K Poulose1-7/+12
2018-09-25coresight: tmc-etr: Refactor for handling errorsSuzuki K Poulose1-24/+43
2018-09-25coresight: etm-perf: Add support for ETR backendSuzuki K Poulose1-2/+246
2018-09-25coresight: perf: Remove set_buffer call backSuzuki K Poulose1-3/+4
2018-09-25coresight: Convert driver messages to dev_dbgSuzuki K Poulose1-2/+2
2018-09-25coresight: tmc-etr: Relax collection of trace from sysfs modeSuzuki K Poulose1-8/+6
2018-09-25coresight: tmc-etr: Handle driver mode specific ETR buffersSuzuki K Poulose1-20/+38
2018-09-25coresight: Use ERR_CAST instead of ERR_PTRzhong jiang1-1/+1
2018-07-15coresight: catu: Plug in CATU as a backend for ETR bufferSuzuki K Poulose1-6/+19
2018-07-15coresight: Introduce support for Coresight Address Translation UnitSuzuki K Poulose1-0/+52
2018-07-15coresight: Fix check in coresight_tmc_etr_buf_insert_barrier_packetSuzuki K Poulose1-1/+1
2018-07-15coresight: include vmalloc.h for vmap/vunmapArnd Bergmann1-0/+1
2018-07-15coresight: tmc-etr buf: Add TMC scatter gather mode backendSuzuki K Poulose1-4/+110
2018-07-15coresight: tmc-etr: Add transparent buffer managementSuzuki K Poulose1-80/+262
2018-07-15coresight: Add support for TMC ETR SG unitSuzuki K Poulose1-0/+263
2018-07-15coresight: Add generic TMC sg table frameworkSuzuki K Poulose1-0/+268
2018-07-15coresight: Add helper for inserting synchronization packetsSuzuki K Poulose1-12/+1
2018-07-15coresight: tmc-etr: Disallow perf modeSuzuki K Poulose1-26/+2
2018-07-15coresight: tmc-etr: Do not clean trace bufferSuzuki K Poulose1-6/+2
2018-07-15coresight: tmc: Hide trace buffer handling for file readSuzuki K Poulose1-0/+34
2018-05-14coresight tmc etr: Removing extra newlineMathieu Poirier1-1/+0
2018-05-14coresight tmc etr: Fix uninitialised variableMathieu Poirier1-1/+1
2018-05-14coresight tmc etr: Make memory check consistent in the same functionMathieu Poirier1-2/+2
2018-05-14coresight: Moving framework and drivers to SPDX identifierMathieu Poirier1-12/+1
2017-08-28coresight tmc: Support for save-restore in ETRSuzuki K Poulose1-1/+12
2017-08-28coresight tmc etr: Setup AXI cache encoding for read transfersSuzuki K Poulose1-0/+6
2017-08-28coresight tmc etr: Cleanup AXICTL register handlingSuzuki K Poulose1-7/+3
2017-08-28coresight tmc: Add helpers for accessing 64bit registersSuzuki K Poulose1-4/+4
2017-08-28coresight: Add barrier packet for synchronisationMathieu Poirier1-0/+12
2016-11-29coresight: tmc: Remove duplicate memsetSuzuki K. Poulose1-2/+0
2016-11-29coresight: tmc: Get rid of mode parameter for helper routinesSuzuki K. Poulose1-11/+4
2016-11-29coresight: tmc: Cleanup operation mode handlingSuzuki K. Poulose1-15/+11
2016-09-09coresight: tmc: mark symbols static where possibleBaoyou Xie1-1/+1
2016-08-31coresight: Cleanup TMC status checkSuzuki K Poulose1-1/+1
2016-08-31coresight: tmc: Limit the trace to available dataSuzuki K Poulose1-3/+9
2016-06-16coresight: Fix erroneous memset in tmc_read_unprepare_etrSuzuki K Poulose1-6/+3
2016-06-16coresight: Fix tmc_read_unprepare_etrSuzuki K Poulose1-1/+1
2016-05-03coresight: tmc: make sysFS and Perf mode mutually exclusiveMathieu Poirier1-3/+59
2016-05-03coresight: tmc: dump system memory content only when neededMathieu Poirier1-1/+6
2016-05-03coresight: tmc: adding mode of operation for link/sinksMathieu Poirier1-5/+18
2016-05-03coresight: tmc: getting rid of multiple read accessMathieu Poirier1-0/+4
2016-05-03coresight: tmc: allocating memory when neededMathieu Poirier1-5/+88
2016-05-03coresight: tmc: making prepare/unprepare functions genericMathieu Poirier1-1/+41
2016-05-03coresight: tmc: splitting driver in ETB/ETF and ETR componentsMathieu Poirier1-0/+128
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.