aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/hwtracing/intel_th/pci.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2019-12-17intel_th: pci: Add Elkhart Lake SOC supportAlexander Shishkin1-0/+5
2019-12-17intel_th: pci: Add Comet Lake PCH-V supportAlexander Shishkin1-0/+5
2019-11-20intel_th: pci: Add Tiger Lake CPU supportAlexander Shishkin1-0/+5
2019-11-20intel_th: pci: Add Ice Lake CPU supportAlexander Shishkin1-0/+5
2019-11-04intel_th: pci: Add Jasper Lake PCH supportAlexander Shishkin1-0/+5
2019-11-04intel_th: pci: Add Comet Lake PCH supportAlexander Shishkin1-0/+5
2019-08-28intel_th: pci: Add Tiger Lake supportAlexander Shishkin1-0/+5
2019-08-28intel_th: pci: Add support for another Lewisburg PCHAlexander Shishkin1-0/+5
2019-07-03intel_th: pci: Add Ice Lake NNPI supportAlexander Shishkin1-0/+5
2019-05-07Merge tag 'char-misc-5.2-rc1-part2' of git://git.kernel.org/pub/scm/linux/kernel/git/gregkh/char-miscLinus Torvalds1-4/+28
2019-05-03intel_th: Only report useful IRQs to subdevicesAlexander Shishkin1-0/+1
2019-05-03intel_th: pci: Use MSI interrupt signallingAlexander Shishkin1-6/+10
2019-05-03intel_th: Communicate IRQ via resourceAlexander Shishkin1-2/+7
2019-05-03intel_th: Add "rtit" source deviceAlexander Shishkin1-3/+8
2019-05-03intel_th: Rework resource passing between glue layers and coreAlexander Shishkin1-3/+12
2019-04-25intel_th: pci: Add Comet Lake supportAlexander Shishkin1-0/+5
2018-09-18intel_th: pci: Add Ice Lake PCH supportAlexander Shishkin1-0/+5
2018-03-28intel_th: Add SPDX GPL-2.0 header to replace GPLv2 boilerplateAlexander Shishkin1-9/+1
2017-09-22intel_th: pci: Add Lewisburg PCH supportAlexander Shishkin1-0/+5
2017-09-22intel_th: pci: Add Cedar Fork PCH supportAlexander Shishkin1-0/+5
2017-08-25intel_th: Perform time resync on capture startAlexander Shishkin1-3/+53
2017-08-25intel_th: pci: Use drvdata for quirksAlexander Shishkin1-1/+2
2017-08-25intel_th: pci: Add Cannon Lake PCH-LP supportAlexander Shishkin1-0/+5
2017-08-25intel_th: pci: Add Cannon Lake PCH-H supportAlexander Shishkin1-0/+5
2017-08-25intel_th: pci: Enable bus masteringAlexander Shishkin1-0/+2
2017-03-15intel_th: pci: Add Gemini Lake supportAlexander Shishkin1-0/+5
2017-03-15intel_th: pci: Add Denverton SOC supportAlexander Shishkin1-0/+5
2016-07-14intel_th: pci: Add Kaby Lake PCH-H supportAlexander Shishkin1-0/+5
2016-04-19intel_th: pci: Add Broxton-M SOC supportAlexander Shishkin1-0/+5
2016-02-20intel_th: Set root device's drvdata earlyAlexander Shishkin1-2/+0
2016-02-07intel_th: pci: Add Broxton SOC supportAlexander Shishkin1-0/+5
2016-02-07intel_th: pci: Add Apollo Lake SOC supportAlexander Shishkin1-0/+5
2015-10-04intel_th: Add pci glue layer for Intel(R) Trace HubAlexander Shishkin1-0/+86
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.