aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/i2c/busses/i2c-tegra.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2020-01-15i2c: tegra: Check DMA completion status in addition to left timeDmitry Osipenko1-1/+1
2020-01-15i2c: tegra: Always terminate DMA transferDmitry Osipenko1-8/+4
2020-01-15i2c: tegra: Use relaxed versions of readl/writelDmitry Osipenko1-10/+11
2020-01-15i2c: tegra: Rename I2C_PIO_MODE_MAX_LEN to I2C_PIO_MODE_PREFERRED_LENDmitry Osipenko1-5/+6
2020-01-15i2c: tegra: Support atomic transfersDmitry Osipenko1-15/+69
2020-01-15i2c: tegra: Prevent interrupt triggering after transfer timeoutDmitry Osipenko1-34/+36
2020-01-15i2c: tegra: Properly disable runtime PM on driver's probe errorDmitry Osipenko1-10/+19
2020-01-15i2c: tegra: Fix suspending in active runtime PM stateDmitry Osipenko1-0/+9
2019-11-14i2c: tegra: Use dma_request_chan() directly for channel requestPeter Ujfalusi1-2/+2
2019-09-13i2c: tegra: Move suspend handling to NOIRQ phaseJon Hunter1-18/+22
2019-08-01i2c: tegra: Compile PM functions unconditionallyDmitry Osipenko1-11/+5
2019-06-21i2c: tegra: remove BUG() macroBitan Biswas1-8/+39
2019-06-14i2c: tegra: Add suspend-resume supportBitan Biswas1-0/+24
2019-06-14i2c: tegra: Avoid error message on deferred probeThierry Reding1-1/+3
2019-06-12i2c: tegra: fix msleep warningBitan Biswas1-1/+1
2019-06-12i2c: tegra: add spinlock definition commentBitan Biswas1-0/+1
2019-06-12i2c: tegra: fix alignment and spacing violationsBitan Biswas1-16/+19
2019-06-12i2c: tegra: remove unnecessary variable initBitan Biswas1-3/+3
2019-06-12i2c: tegra: clean up macrosBitan Biswas1-14/+3
2019-02-23i2c: tegra: Only display error messages if DMA setup failsJonathan Hunter1-4/+6
2019-02-23i2c: tegra: remove multi-master supportSowjanya Komatineni1-2/+2
2019-02-23i2c: tegra: remove master fifo support on tegra186Sowjanya Komatineni1-1/+1
2019-02-15i2c: tegra: change phrasing, "fallbacking" to "falling back"Colin Ian King1-2/+2
2019-02-14i2c: tegra: add i2c interface timing supportSowjanya Komatineni1-30/+159
2019-02-14i2c: tegra: update transfer timeoutSowjanya Komatineni1-4/+11
2019-02-14i2c: tegra: Add DMA supportSowjanya Komatineni1-49/+383
2019-02-14i2c: tegra: update maximum transfer sizeSowjanya Komatineni1-2/+6
2019-02-14i2c: tegra: fix maximum transfer sizeSowjanya Komatineni1-1/+1
2019-02-14i2c: tegra: add bus clear Master SupportSowjanya Komatineni1-0/+81
2019-02-14i2c: tegra: sort all the include headers alphabeticallySowjanya Komatineni1-11/+8
2019-01-11i2c: tegra: Fix Maximum transfer sizeSowjanya Komatineni1-1/+14
2018-12-17i2c: tegra: Switch to SPDX identifierThierry Reding1-10/+1
2018-12-17i2c: tegra: Add missing kerneldoc for some fieldsThierry Reding1-0/+15
2018-12-17i2c: tegra: Cleanup kerneldoc commentsThierry Reding1-12/+11
2018-12-11i2c: tegra: replace spin_lock_irqsave with spin_lock in ISRjun qian1-3/+2
2018-10-05i2c: tegra: use core to detect 'no zero length' quirkWolfram Sang1-3/+1
2018-07-17Merge tag 'v4.18-rc5' into i2c/for-4.19Wolfram Sang1-9/+8
2018-07-10i2c: tegra: Fix NACK error handlingJon Hunter1-9/+8
2018-07-03i2c: tegra: Add support for Tegra194Thierry Reding1-14/+76
2018-05-30i2c: tegra: Remove suspend-resumeDmitry Osipenko1-33/+0
2017-08-29i2c: busses: make i2c_adapter_quirks constBhumika Goyal1-1/+1
2017-08-14i2c: tegra: explicitly request exclusive reset controlPhilipp Zabel1-1/+1
2016-09-08i2c: tegra: Fix assignment of boolean variablesJon Hunter1-2/+2
2016-09-08i2c: tegra: proper handling of error casesShardar Shariff Md1-2/+27
2016-09-08i2c: tegra: use atomic poll function during configurationShardar Shariff Md1-2/+7
2016-09-08i2c: tegra: add separate function for config_load programingShardar Shariff Md1-15/+26
2016-09-08i2c: tegra: If fifo flush fails return errorShardar Shariff Md1-0/+2
2016-09-08i2c: tegra: use readl_poll_timeout after config_load reg programmedShardar Shariff Md1-9/+14
2016-08-30i2c: tegra: Add pinctrl supportJon Hunter1-1/+6
2016-08-30i2c: tegra: Add runtime power-management supportJon Hunter1-14/+46
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.