aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/infiniband/hw/mlx5/mr.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2017-01-02IB/mlx5: Improve MR checkArtemy Kovalyov1-0/+5
2017-01-02IB/mlx5: Add MR cache for large UMR regionsArtemy Kovalyov1-231/+155
2017-01-02IB/mlx5: Add support for big MRsArtemy Kovalyov1-3/+5
2017-01-02IB/mlx5: Refactor UMR post send formatArtemy Kovalyov1-24/+26
2017-01-02IB/mlx5: Add helper mlx5_ib_post_send_waitBinoy Jayan1-83/+32
2016-12-15Merge tag 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/dledford/rdmaLinus Torvalds1-19/+52
2016-12-14IB/mlx5: avoid bogus -Wmaybe-uninitialized warningArnd Bergmann1-18/+21
2016-12-13IB/mlx5: Avoid system crash when enabling many VFsEli Cohen1-1/+2
2016-11-16IB/mlx5: Limit mkey page size to 2GBMajd Dibbiny1-1/+2
2016-11-16IB/mlx5: Wait for all async command completions to completeEli Cohen1-0/+28
2016-11-16IB/mlx5: Resolve soft lock on massive reg MRsMoshe Lazer1-1/+5
2016-10-07IB/mlx5: Move and decouple user vendor structuresLeon Romanovsky1-1/+0
2016-10-07IB/mlx5: Remove deprecated create_singlethread_workqueueBhaktipriya Shridhar1-1/+1
2016-08-14{net,IB}/mlx5: MKey/PSV commands via mlx5 ifcSaeed Mahameed1-81/+103
2016-06-23IB/mlx5: Reset flow support for IB kernel ULPsMaor Gottlieb1-0/+4
2016-05-13IB/core: Enhance ib_map_mr_sg()Bart Van Assche1-2/+6
2016-05-13IB/core: Add passing an offset into the SG to ib_map_mr_sgChristoph Hellwig1-9/+12
2016-03-04mlx5: Add arbitrary sg list supportSagi Grimberg1-6/+44
2016-03-04IB/mlx5: Make coding style more consistentDoug Ledford1-4/+2
2016-03-04IB/mlx5: Convert UMR CQ to new CQ APIChristoph Hellwig1-26/+23
2016-03-01IB/mlx5: Add memory windows allocation supportMatan Barak1-0/+83
2016-03-01net/mlx5: Refactor mlx5_core_mr to mkeyMatan Barak1-29/+29
2016-03-01IB/mlx5: Added support for re-registration of MRsNoa Osherovich1-0/+168
2016-03-01IB/mlx5: Refactoring register MR codeNoa Osherovich1-75/+132
2015-12-08IB/mlx5: Postpone remove_keys under knowledge of coming preemptionLeon Romanovsky1-1/+13
2015-10-28IB/mlx5: Remove old FRWR API supportSagi Grimberg1-42/+0
2015-10-28IB/mlx5: Support the new memory registration APISagi Grimberg1-0/+93
2015-10-08IB: split struct ib_send_wrChristoph Hellwig1-25/+27
2015-09-03IB/mlx5: avoid destroying a NULL mr in reg_user_mr error flowHaggai Eran1-12/+0
2015-08-30IB/mlx5: Remove ib_get_dma_mr callsJason Gunthorpe1-3/+2
2015-08-30mlx5: Drop mlx5_ib_alloc_fast_reg_mrSagi Grimberg1-44/+0
2015-08-30IB: Modify ib_create_mr APISagi Grimberg1-5/+12
2015-08-30IB/core: Get rid of redundant verb ib_destroy_mrSagi Grimberg1-30/+13
2015-08-28IB/mlx5: Remove dead code from alloc_cached_mr()Roland Dreier1-3/+0
2015-05-30net/mlx5_core: New device capabilities handlingSaeed Mahameed1-2/+1
2015-04-02IB/mlx5: Fix Mellanox copyright noteSaeed Mahameed1-1/+1
2015-02-17IB/mlx5: Update the dev in reg_createMajd Dibbiny1-0/+1
2014-12-15IB/mlx5: Implement on demand paging by adding support for MMU notifiersHaggai Eran1-5/+74
2014-12-15IB/mlx5: Page faults handling infrastructureHaggai Eran1-14/+31
2014-12-15IB/mlx5: Add mlx5_ib_update_mtt to update page tables after creationHaggai Eran1-3/+129
2014-12-15IB/mlx5: Changes in memory region creation to support on-demand pagingHaggai Eran1-14/+19
2014-12-15IB/mlx5: Enhance UMR support to allow partial page table updateHaggai Eran1-12/+17
2014-12-15IB/mlx5: Remove per-MR pas and dma pointersHaggai Eran1-9/+12
2014-12-08mlx5: Fix error flow in add_keysEli Cohen1-0/+3
2014-11-21mlx5: don't duplicate kvfree()Al Viro1-2/+2
2014-10-09IB/mlx5: Improve debug prints in mlx5_ib_reg_user_mrEli Cohen1-3/+3
2014-07-30mlx5: Move pci device handling from mlx5_ib to mlx5_coreJack Morgenstein1-24/+24
2014-05-28IB/mlx5: Fix warning about cast of wr_id back to pointer on 32 bitsRoland Dreier1-1/+1
2014-05-27IB/mlx5: Refactor UMR to have its own context structShachar Raindel1-20/+20
2014-05-27mlx5_core: Store MR attributes in mlx5_mr_core during creation and after UMRHaggai Eran1-0/+4
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.