aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/mtd/spi-nor/core.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2021-06-15mtd: spi-nor: add initial sysfs supportMichael Walle1-0/+2
2021-06-15mtd: spi-nor: sfdp: save a copy of the SFDP dataMichael Walle1-0/+10
2021-06-09mtd: spi-nor: otp: implement erase for Winbond and similar flashesMichael Walle1-0/+4
2021-04-16mtd: core: Constify buf in mtd_write_user_prot_reg()Tudor Ambarus1-2/+4
2021-04-02mtd: spi-nor: implement OTP support for Winbond and similar flashesMichael Walle1-0/+6
2021-04-02mtd: spi-nor: add OTP supportMichael Walle1-0/+53
2021-03-31mtd: spi-nor: Move Software Write Protection logic out of the coreTudor Ambarus1-0/+4
2021-03-15mtd: spi-nor: Get rid of duplicated argument in spi_nor_parse_sfdp()Tudor Ambarus1-4/+2
2021-02-05mtd: spi-nor: sst: Add support for Global Unlock on sst26vfTudor Ambarus1-0/+1
2021-02-05mtd: spi-nor: Add Global Block Unlock commandTudor Ambarus1-0/+1
2020-12-07mtd: spi-nor: keep lock bits if they are non-volatileMichael Walle1-0/+8
2020-12-07mtd: spi-nor: atmel: fix unlock_all() for AT25FS010/040Michael Walle1-0/+1
2020-12-07mtd: spi-nor: core: Allow flashes to specify MTD writesizePratyush Yadav1-0/+3
2020-11-09mtd: spi-nor: sfdp: detect Soft Reset sequence support from BFPTPratyush Yadav1-0/+1
2020-11-09mtd: spi-nor: core: enable octal DTR mode when possiblePratyush Yadav1-0/+2
2020-11-09mtd: spi-nor: Introduce SNOR_F_IO_MODE_EN_VOLATILETudor Ambarus1-0/+6
2020-11-09mtd: spi-nor: sfdp: parse xSPI Profile 1.0 tablePratyush Yadav1-0/+10
2020-11-09mtd: spi-nor: add support for DTR protocolPratyush Yadav1-0/+7
2020-09-14Revert "mtd: spi-nor: Add capability to disable flash quad mode"Yicong Yang1-5/+5
2020-07-13mtd: spi-nor: Add capability to disable flash quad modeYicong Yang1-5/+5
2020-03-24mtd: spi-nor: Add SR 4bit block protection supportJungseung Lee1-0/+10
2020-03-17mtd: spi-nor: Trim what is exposed in spi-nor.hTudor Ambarus1-0/+214
2020-03-17mtd: spi-nor: Move XMC bits out of core.cBoris Brezillon1-0/+1
2020-03-17mtd: spi-nor: Move Xilinx bits out of core.cBoris Brezillon1-11/+2
2020-03-17mtd: spi-nor: Move Catalyst bits out of core.cBoris Brezillon1-0/+1
2020-03-17mtd: spi-nor: Move Winbond bits out of core.cBoris Brezillon1-0/+1
2020-03-17mtd: spi-nor: Move SST bits out of core.cBoris Brezillon1-0/+1
2020-03-17mtd: spi-nor: Move Spansion bits out of core.cBoris Brezillon1-0/+1
2020-03-17mtd: spi-nor: Move Micron/ST bits out of core.cBoris Brezillon1-0/+2
2020-03-17mtd: spi-nor: Move Macronix bits out of core.cBoris Brezillon1-0/+1
2020-03-17mtd: spi-nor: Move ISSI bits out of core.cBoris Brezillon1-0/+1
2020-03-17mtd: spi-nor: Move Intel bits out of core.cBoris Brezillon1-0/+1
2020-03-17mtd: spi-nor: Move GigaDevice bits out of core.cBoris Brezillon1-0/+1
2020-03-17mtd: spi-nor: Move Fujitsu bits out of core.cBoris Brezillon1-0/+1
2020-03-17mtd: spi-nor: Move Everspin bits out of core.cBoris Brezillon1-0/+1
2020-03-17mtd: spi-nor: Move ESMT bits out of core.cBoris Brezillon1-0/+1
2020-03-17mtd: spi-nor: Move Eon bits out of core.cBoris Brezillon1-0/+1
2020-03-17mtd: spi-nor: Move Atmel bits out of core.cBoris Brezillon1-0/+3
2020-03-17mtd: spi-nor: Add the concept of SPI NOR manufacturer driverBoris Brezillon1-0/+14
2020-03-17mtd: spi-nor: Expose stuctures and functions to manufacturer driversBoris Brezillon1-0/+158
2020-03-16mtd: spi-nor: Move SFDP logic out of the coreTudor Ambarus1-0/+36
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.