aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/net/dsa/mv88e6xxx.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2015-11-23dsa: mv88e6xxx.c: Hardware reset the chip if availableAndrew Lunn1-0/+10
2015-11-05net: dsa: mv88e6xxx: isolate unbridged portsVivien Didelot1-0/+42
2015-11-03net: dsa: mv88e6xxx: include DSA ports in VLANsVivien Didelot1-6/+6
2015-11-03net: dsa: mv88e6xxx: disable SA learning for DSA and CPU portsAndrew Lunn1-2/+6
2015-11-02net: dsa: mv88e6xxx: lookup switch nameVivien Didelot1-3/+36
2015-11-02net: dsa: mv88e6xxx: assert SMI lockVivien Didelot1-11/+14
2015-11-01net: dsa: use switchdev obj for VLAN add/del opsVivien Didelot1-21/+87
2015-10-23net: dsa: Make mv88e6xxx use nested mdiobus read/writeNeil Armstrong1-37/+9
2015-10-22net: dsa: mv88e6xxx: remove debugfs interfaceVivien Didelot1-291/+0
2015-10-22net: dsa: mv88e6xxx: remove port_fdb_getnextVivien Didelot1-73/+0
2015-10-22net: dsa: mv88e6xxx: implement port_fdb_dumpVivien Didelot1-0/+65
2015-10-22net: dsa: mv88e6xxx: write MAC outside of ATU Get Next codeVivien Didelot1-6/+5
2015-10-22net: dsa: mv88e6xxx: write VID outside of VTU Get Next codeVivien Didelot1-10/+29
2015-10-13net: dsa: mv88e6xxx: fix hardware bridgingVivien Didelot1-44/+3
2015-10-13net: dsa: mv88e6xxx: do not support per-port FIDVivien Didelot1-58/+11
2015-10-13net: dsa: mv88e6xxx: bridges do not need an FIDVivien Didelot1-109/+32
2015-10-11net: dsa: use switchdev obj in port_fdb_delVivien Didelot1-2/+2
2015-10-11net: dsa: push prepare phase in port_fdb_addVivien Didelot1-3/+5
2015-10-11net: dsa: add port_fdb_prepareVivien Didelot1-0/+10
2015-10-07net: dsa: mv88e6xxx: remove link pollingRussell King1-67/+0
2015-10-02Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/netDavid S. Miller1-0/+2
2015-09-29dsa: mv88e6xxx: Fix unsigned/signed issueAndrew Lunn1-1/+2
2015-09-29dsa: mv88e6xxx: Enable forwarding for unknown to the CPU portAndrew Lunn1-0/+2
2015-09-26Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/netDavid S. Miller1-0/+1
2015-09-22net: dsa: actually force the speed on the CPU portRussell King1-0/+1
2015-09-15net: dsa: mv88e6xxx: remove all MACs when disabling a portVivien Didelot1-1/+1
2015-09-15net: dsa: mv88e6xxx: remove addresses when a port leaves a VLANVivien Didelot1-0/+29
2015-09-15net: dsa: mv88e6xxx: flush all addresses when adding a VLANVivien Didelot1-1/+2
2015-09-15net: dsa: mv88e6xxx: flush ATU on initial setupVivien Didelot1-0/+5
2015-09-15net: dsa: mv88e6xxx: rework ATU Flush operationVivien Didelot1-9/+40
2015-09-15net: dsa: mv88e6xxx: extract ATU data write accessVivien Didelot1-19/+24
2015-09-15net: dsa: mv88e6xxx: extract FID write from ATU commandVivien Didelot1-9/+23
2015-08-31dsa: mv88e6xxx: Don't poll forced interfaces for state changesAndrew Lunn1-0/+5
2015-08-31dsa: mv88e6xxx: Set the RGMII delay based on phy interfaceAndrew Lunn1-0/+10
2015-08-31dsa: mv88e6xxx: Allow speed/duplex of port to be configuredAndrew Lunn1-0/+58
2015-08-23net: dsa: mv88e6xxx: set 802.1Q mode to FallbackVivien Didelot1-1/+1
2015-08-18dsa: mv88e6xxx: Set DSA mode based on chip abilitiesAndrew Lunn1-5/+8
2015-08-18net: dsa: Add dsa_is_dsa_port() helperAndrew Lunn1-3/+2
2015-08-13net: dsa: mv88e6xxx: use port 802.1Q mode SecureVivien Didelot1-7/+7
2015-08-13net: dsa: mv88e6xxx: add VLAN Load supportVivien Didelot1-0/+169
2015-08-13net: dsa: mv88e6xxx: add VLAN Purge supportVivien Didelot1-0/+113
2015-08-13net: dsa: mv88e6xxx: add VLAN support to FDB dumpVivien Didelot1-2/+40
2015-08-13net: dsa: mv88e6xxx: add VLAN Get Next supportVivien Didelot1-0/+138
2015-08-13net: dsa: mv88e6xxx: flush VTU and STU entriesVivien Didelot1-0/+34
2015-08-11net: dsa: mv88e6xxx: rework FDB Get Next operationVivien Didelot1-21/+59
2015-08-11net: dsa: mv88e6xxx: rework FDB add/del operationsVivien Didelot1-12/+57
2015-08-11net: dsa: change FDB routines prototypesVivien Didelot1-1/+1
2015-08-11net: dsa: mv88e6xxx: rename ATU MAC accessorsVivien Didelot1-8/+8
2015-08-11net: dsa: mv88e6xxx: extend fid maskVivien Didelot1-7/+13
2015-08-11net: dsa: mv88e6xxx: define GLOBAL_ATU_FIDVivien Didelot1-1/+1
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.