aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/net/dsa/mv88e6xxx.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2016-03-01net: dsa: mv88e6xxx: assign dynamic FDB to VLANsVivien Didelot1-0/+2
2016-02-25net: dsa: mv88e6xxx: implement port_vlan_dumpVivien Didelot1-3/+3
2016-02-23net: dsa: pass bridge down to driversVivien Didelot1-2/+4
2016-02-23net: dsa: mv88e6xxx: add port private structureVivien Didelot1-1/+6
2015-12-23dsa: mv88e6xxx: Add Second back of statisticsAndrew Lunn1-0/+8
2015-11-05net: dsa: mv88e6xxx: isolate unbridged portsVivien Didelot1-0/+2
2015-11-03net: dsa: mv88e6xxx: disable SA learning for DSA and CPU portsAndrew Lunn1-0/+5
2015-11-02net: dsa: mv88e6xxx: lookup switch nameVivien Didelot1-3/+10
2015-11-01net: dsa: use switchdev obj for VLAN add/del opsVivien Didelot1-4/+8
2015-10-22net: dsa: mv88e6xxx: remove debugfs interfaceVivien Didelot1-2/+0
2015-10-22net: dsa: mv88e6xxx: remove port_fdb_getnextVivien Didelot1-2/+0
2015-10-22net: dsa: mv88e6xxx: implement port_fdb_dumpVivien Didelot1-0/+3
2015-10-13net: dsa: mv88e6xxx: fix hardware bridgingVivien Didelot1-2/+0
2015-10-13net: dsa: mv88e6xxx: do not support per-port FIDVivien Didelot1-5/+0
2015-10-13net: dsa: mv88e6xxx: bridges do not need an FIDVivien Didelot1-1/+0
2015-10-11net: dsa: use switchdev obj in port_fdb_delVivien Didelot1-1/+1
2015-10-11net: dsa: push prepare phase in port_fdb_addVivien Didelot1-1/+2
2015-10-11net: dsa: add port_fdb_prepareVivien Didelot1-0/+3
2015-10-07net: dsa: mv88e6xxx: remove link pollingRussell King1-1/+0
2015-09-15net: dsa: mv88e6xxx: rework ATU Flush operationVivien Didelot1-4/+4
2015-08-31dsa: mv88e6xxx: Set the RGMII delay based on phy interfaceAndrew Lunn1-0/+2
2015-08-31dsa: mv88e6xxx: Allow speed/duplex of port to be configuredAndrew Lunn1-0/+2
2015-08-13net: dsa: mv88e6xxx: use port 802.1Q mode SecureVivien Didelot1-0/+5
2015-08-13net: dsa: mv88e6xxx: add VLAN Load supportVivien Didelot1-0/+9
2015-08-13net: dsa: mv88e6xxx: add VLAN Purge supportVivien Didelot1-0/+2
2015-08-13net: dsa: mv88e6xxx: add VLAN Get Next supportVivien Didelot1-0/+27
2015-08-13net: dsa: mv88e6xxx: flush VTU and STU entriesVivien Didelot1-0/+2
2015-08-11net: dsa: mv88e6xxx: rework FDB add/del operationsVivien Didelot1-0/+10
2015-08-11net: dsa: change FDB routines prototypesVivien Didelot1-1/+1
2015-08-11net: dsa: mv88e6xxx: extend fid maskVivien Didelot1-3/+5
2015-08-11net: dsa: mv88e6xxx: define GLOBAL_ATU_FIDVivien Didelot1-0/+1
2015-08-11Revert "Merge branch 'mv88e6xxx-switchdev-fdb'"David S. Miller1-22/+9
2015-08-10net: dsa: mv88e6352: Use mnemonics for EEPROM registers and bitsAndrew Lunn1-2/+6
2015-08-09net: dsa: mv88e6xxx: rework FDB add/del operationsVivien Didelot1-4/+4
2015-08-09net: dsa: mv88e6xxx: rework FDB getnext operationVivien Didelot1-2/+13
2015-08-09net: dsa: mv88e6xxx: extend fid maskVivien Didelot1-3/+5
2015-07-27dsa: mv88e6352/mv88e6xxx: Move temperature sensor code to mv88e6xxx.cGuenter Roeck1-2/+5
2015-07-09dsa: mv88e6352/mv88e6xxx: Add support for Marvell 88E6320 and 88E6321Aleksey S. Kazantsev1-1/+7
2015-06-23dsa: mv88x6xxx: Add debugfs interface for scratch registersAndrew Lunn1-0/+3
2015-06-23dsa: mv88x6xxx: Add debugfs interface for device mapAndrew Lunn1-0/+1
2015-06-23dsa: mv88x6xxx: Refactor getting a single statisticAndrew Lunn1-0/+4
2015-06-23dsa: mv88e6xxx: Add debugfs interface for ATUAndrew Lunn1-0/+3
2015-06-23dsa: mv88e6xxx: Add debugfs interface for registersAndrew Lunn1-0/+2
2015-05-09net: dsa: mv88e6xxx: Replace PHY mutex by SMI mutexAndrew Lunn1-1/+0
2015-05-09net: dsa: Converting remaining registers to mnemonicsAndrew Lunn1-0/+12
2015-05-09net: dsa: Centralize setting up portsAndrew Lunn1-1/+1
2015-05-09net: dsa: Centralise global and port setup code into mv88e6xxx.Andrew Lunn1-5/+81
2015-04-01net: dsa: Use mnemonics rather than register numbersAndrew Lunn1-59/+189
2015-04-01net: dsa: Consolidate getting the statisticsAndrew Lunn1-6/+5
2015-04-01net: dsa: Consolidate phy read and write functionsAndrew Lunn1-2/+5
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.