aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/net/dsa/mv88e6xxx/global1.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2019-11-11net: dsa: mv88e6xxx: Split monitor port configurationIwan R Timmer1-2/+6
2019-11-05net: dsa: mv88e6xxx: global1_atu: Add helper for get nextAndrew Lunn1-0/+1
2019-10-28net: dsa: mv88e6xxx: Add devlink param for ATU hash algorithm.Andrew Lunn1-0/+3
2019-09-10net: dsa: mv88e6xxx: complete ATU state definitionsVivien Didelot1-13/+30
2019-08-11net: dsa: mv88e6xxx: remove wait and update routinesVivien Didelot1-1/+0
2019-08-11net: dsa: mv88e6xxx: introduce wait bit routineVivien Didelot1-0/+2
2019-08-11net: dsa: mv88e6xxx: introduce wait mask routineVivien Didelot1-0/+2
2019-06-07Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/netDavid S. Miller1-5/+1
2019-06-04net: dsa: mv88e6xxx: add support for mv88e6250Rasmus Villemoes1-0/+1
2019-06-04net: dsa: mv88e6xxx: implement vtu_getnext and vtu_loadpurge for mv88e6250Rasmus Villemoes1-0/+4
2019-06-04net: dsa: mv88e6xxx: add mv88e6250_g1_ieee_pri_mapRasmus Villemoes1-0/+2
2019-06-03net: dsa: mv88e6xxx: make mv88e6xxx_g1_stats_wait staticRasmus Villemoes1-1/+0
2019-06-03net: dsa: mv88e6xxx: fix comments and macro names in mv88e6390_g1_mgmt_rsvd2cpuRasmus Villemoes1-4/+4
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 152Thomas Gleixner1-5/+1
2018-09-17net: dsa: mv88e6xxx: Fix ATU Miss ViolationAndrew Lunn1-1/+1
2018-05-14net: dsa: mv88e6xxx: add IEEE and IP mapping opsVivien Didelot1-0/+3
2018-05-14net: dsa: mv88e6xxx: use helper for 6390 histogramVivien Didelot1-3/+9
2018-05-10net: dsa: mv88e6xxx: add RMU disable opVivien Didelot1-0/+20
2018-05-10net: dsa: mv88e6xxx: set device numberVivien Didelot1-0/+3
2018-05-10net: dsa: mv88e6xxx: add a cascade port opVivien Didelot1-2/+5
2018-01-14net: dsa: mv88e6xxx: Decode VTU problem interruptAndrew Lunn1-1/+7
2018-01-14net: dsa: mv88e6xxx: Decode ATU problem interruptAndrew Lunn1-1/+7
2017-11-11net: dsa: mv88e6xxx: Fix stats histogram modeAndrew Lunn1-0/+2
2017-06-15net: dsa: mv88e6xxx: prefix Global Prio and Tag macrosVivien Didelot1-10/+23
2017-06-15net: dsa: mv88e6xxx: prefix Global Stats macrosVivien Didelot1-14/+19
2017-06-15net: dsa: mv88e6xxx: prefix Global Monitor Control macrosVivien Didelot1-17/+21
2017-06-15net: dsa: mv88e6xxx: prefix Global Control macrosVivien Didelot1-21/+25
2017-06-15net: dsa: mv88e6xxx: prefix Global VTU macrosVivien Didelot1-27/+42
2017-06-15net: dsa: mv88e6xxx: prefix Global ATU macrosVivien Didelot1-31/+44
2017-06-15net: dsa: mv88e6xxx: prefix Global Switch MAC macrosVivien Didelot1-3/+10
2017-06-15net: dsa: mv88e6xxx: prefix Global Status macrosVivien Didelot1-17/+19
2017-06-04net: dsa: mv88e6xxx: move the Global 1 macrosVivien Didelot1-0/+141
2017-06-04net: dsa: mv88e6xxx: rename chip headerVivien Didelot1-1/+1
2017-05-01net: dsa: mv88e6xxx: add VTU support for 88E6390Vivien Didelot1-0/+4
2017-05-01net: dsa: mv88e6xxx: make VTU helpers staticVivien Didelot1-24/+0
2017-05-01net: dsa: mv88e6xxx: add VTU Load/Purge operationVivien Didelot1-0/+4
2017-05-01net: dsa: mv88e6xxx: add VTU GetNext operationVivien Didelot1-0/+4
2017-05-01net: dsa: mv88e6xxx: get STU entry on VTU GetNextVivien Didelot1-0/+2
2017-05-01net: dsa: mv88e6xxx: move STU GetNext operationVivien Didelot1-0/+2
2017-05-01net: dsa: mv88e6xxx: move VTU Data accessorsVivien Didelot1-0/+4
2017-05-01net: dsa: mv88e6xxx: move generic VTU GetNextVivien Didelot1-0/+2
2017-05-01net: dsa: mv88e6xxx: move VTU VID accessorsVivien Didelot1-0/+4
2017-05-01net: dsa: mv88e6xxx: move VTU SID accessorsVivien Didelot1-0/+4
2017-05-01net: dsa: mv88e6xxx: move VTU FID accessorsVivien Didelot1-0/+4
2017-05-01net: dsa: mv88e6xxx: move VTU flushVivien Didelot1-0/+1
2017-05-01net: dsa: mv88e6xxx: move VTU Operation accessorsVivien Didelot1-0/+3
2017-03-28net: dsa: fix copyright holderVivien Didelot1-1/+2
2017-03-12net: dsa: mv88e6xxx: rework ATU RemoveVivien Didelot1-0/+2
2017-03-12net: dsa: mv88e6xxx: rework ATU FlushVivien Didelot1-0/+1
2017-03-12net: dsa: mv88e6xxx: rework ATU GetNextVivien Didelot1-0/+2
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.