aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/net/ethernet/mellanox/mlxsw/reg.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2015-12-15mlxsw: reg: Add lag_vid field to SFD registerIdo Schimmel1-1/+9
2015-12-15mlxsw: spectrum: Use FID instead of VID when accessing FDBIdo Schimmel1-6/+6
2015-12-12mlxsw: reg: Fix max temperature gettingJiri Pirko1-1/+1
2015-12-03mlxsw: reg: Add definition of LAG unicast record for SFN registerJiri Pirko1-1/+21
2015-12-03mlxsw: reg: Add definition of LAG unicast record for SFD registerJiri Pirko1-8/+71
2015-12-03mlxsw: reg: Add link aggregation configuration registers definitionsJiri Pirko1-0/+293
2015-11-30mlxsw: reg: Add definition of fan management registersJiri Pirko1-0/+133
2015-11-30mlxsw: reg: Add definition of temperature management registersJiri Pirko1-0/+111
2015-11-30mlxsw: reg: Add Management LED Control register definitionIdo Schimmel1-0/+46
2015-10-30mlxsw: reg: Avoid unnecessary line wrap for mlxsw_reg_sfd_uc_unpackJiri Pirko1-4/+3
2015-10-30mlxsw: reg: Fix desription typos of couple of SFN itemsJiri Pirko1-3/+3
2015-10-30mlxsw: reg: Fix description for reg_sfd_uc_sub_portJiri Pirko1-2/+3
2015-10-16mlxsw: reg: Add Switch Port VLAN MAC Learning register definitionIdo Schimmel1-0/+67
2015-10-16mlxsw: reg: Add Switch Filtering Database Aging Time register definitionJiri Pirko1-0/+37
2015-10-16mlxsw: reg: Add Switch Virtual-Port Enabling register definitionIdo Schimmel1-0/+38
2015-10-16mlxsw: reg: Add Switch VID to FID Allocation register definitionIdo Schimmel1-0/+95
2015-10-16mlxsw: reg: Add Switch FID Management register definitionIdo Schimmel1-0/+87
2015-10-16mlxsw: reg: Add shared buffer configuration registers definitionsJiri Pirko1-0/+349
2015-10-16mlxsw: reg: Add Switch Port VID and Switch Port VLAN Membership registers definitionsElad Raz1-0/+146
2015-10-16mlxsw: reg: Add Switch FDB Notification register definitionJiri Pirko1-0/+101
2015-10-16mlxsw: reg: Add Switch Filtering Database register definitionJiri Pirko1-0/+216
2015-10-16mlxsw: Enable configuration of flooding domainsIdo Schimmel1-3/+3
2015-10-15mlxsw: Add trap group for control packetsIdo Schimmel1-7/+19
2015-10-15mlxsw: Simplify traps creationIdo Schimmel1-2/+12
2015-10-15mlxsw: Introduce mlxsw_reg_spms_vid_pack helper and use itJiri Pirko1-2/+6
2015-10-15mlxsw: reg: Adjust definition of enum mlxsw_reg_sfgc_typeIdo Schimmel1-7/+9
2015-10-15mlxsw: reg: Remove extra space in SFGC ID defineJiri Pirko1-1/+1
2015-10-15mlxsw: reg: Uppercase letters in register IDsJiri Pirko1-2/+2
2015-10-15mlxsw: Remove multicast ID configurationIdo Schimmel1-53/+0
2015-08-09mlxsw: Make system port to local port mapping explicitIdo Schimmel1-0/+60
2015-07-30mlxsw: Add interface to access registers and process eventsIdo Schimmel1-0/+1289
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.