aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/net/ethernet/mellanox/mlxsw/spectrum_buffers.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2019-02-21mlxsw: spectrum_buffers: Reject overlarge headroom size requestsPetr Machata1-0/+16
2019-02-21mlxsw: spectrum_buffers: Update port headroom configurationPetr Machata1-8/+8
2019-02-21mlxsw: spectrum_buffers: Add Spectrum-2 shared buffer configurationPetr Machata1-28/+106
2019-02-21mlxsw: spectrum_buffers: Keep mlxsw_sp_sb_mm in sb_valsPetr Machata1-10/+14
2019-02-21mlxsw: spectrum_buffers: Keep mlxsw_sp_sb_cm in sb_valsPetr Machata1-14/+26
2019-02-21mlxsw: spectrum_buffers: Keep mlxsw_sp_sb_prs in mlxsw_sp_sb_valsPetr Machata1-5/+5
2019-02-21mlxsw: spectrum_buffers: Keep mlxsw_sp_sb_pms in mlxsw_sp_sb_valsPetr Machata1-4/+5
2019-02-21mlxsw: spectrum_buffers: Keep pool descriptors in mlxsw_sp_sb_valsPetr Machata1-20/+30
2019-02-21mlxsw: spectrum_buffers: Allocate prs & pms dynamicallyPetr Machata1-2/+50
2019-02-21mlxsw: spectrum: Add struct mlxsw_sp_sb_valsPetr Machata1-0/+9
2019-02-03net: devlink: report cell size of shared buffersJakub Kicinski1-0/+1
2018-09-20mlxsw: spectrum_buffers: Tweak SBMM configurationPetr Machata1-15/+15
2018-09-20mlxsw: spectrum_buffers: Configure MC poolPetr Machata1-8/+10
2018-09-20mlxsw: spectrum_buffers: Allow configuration of static poolsPetr Machata1-17/+33
2018-09-20mlxsw: spectrum_buffers: Pass SBPM min_size in cellsPetr Machata1-1/+3
2018-09-20mlxsw: spectrum_buffers: Allow an infinite maximum for per-TC pool limitPetr Machata1-7/+16
2018-09-20mlxsw: spectrum_buffers: Allow pools of infinite sizePetr Machata1-6/+21
2018-09-20mlxsw: spectrum_buffers: Keep shared buffer size in mlxsw_sp_sbPetr Machata1-3/+5
2018-09-20mlxsw: spectrum_buffers: Split TC_COUNT into ingress and egressPetr Machata1-13/+30
2018-09-20mlxsw: spectrum_buffers: Use devlink pool indices throughoutPetr Machata1-205/+170
2018-09-05mlxsw: spectrum_buffers: Set up a dedicated pool for BUM trafficPetr Machata1-8/+8
2018-08-09mlxsw: Replace license text with SPDX identifiers and adjust copyrightsJiri Pirko1-33/+2
2018-03-17mlxsw: spectrum_buffers: Set a minimum quota for CPU port trafficIdo Schimmel1-6/+6
2017-05-17mlxsw: spectrum_buffer: Reduce scope of shared buffer structIdo Schimmel1-9/+64
2017-03-24mlxsw: spectrum: Query cell size from firmwareIdo Schimmel1-51/+63
2017-03-24mlxsw: spectrum_buffers: Query shared buffer size from firmwareIdo Schimmel1-4/+6
2017-03-24mlxsw: Query maximum number of ports from firmwareIdo Schimmel1-19/+48
2016-11-29mlxsw: spectrum_buffers: Limit size of poolsIdo Schimmel1-0/+3
2016-09-20mlxsw: spectrum: Fix sparse warningsIdo Schimmel1-7/+8
2016-08-19mlxsw: spectrum_buffers: Fix pool value handling in mlxsw_sp_sb_tc_pool_bind_setJiri Pirko1-8/+4
2016-08-17mlxsw: spectrum: Allow packets to be trapped from any PGIdo Schimmel1-1/+1
2016-07-15mlxsw: spectrum: Prevent invalid ingress buffer mappingIdo Schimmel1-1/+1
2016-04-15mlxsw: spectrum_buffers: Use MLXSW_SP_PB_UNUSED define for unused pbJiri Pirko1-1/+2
2016-04-15mlxsw: spectrum_buffers: Use designated initializers for mlxsw_sp_pbsJiri Pirko1-10/+2
2016-04-14mlxsw: spectrum_buffers: Implement occupancy monitoringJiri Pirko1-0/+255
2016-04-14mlxsw: reg: Extend SBPM register for occupancy controlJiri Pirko1-1/+2
2016-04-14mlxsw: spectrum_buffers: Implement shared buffer configurationJiri Pirko1-1/+186
2016-04-14mlxsw: spectrum_buffers: Get max_buff defaults into limits exposed to userJiri Pirko1-14/+14
2016-04-14mlxsw: spectrum_buffers: Change initialization of PG 9Jiri Pirko1-3/+5
2016-04-14mlxsw: spectrum_buffers: Remove eg pool 3 default init and CPU port TC binding to itJiri Pirko1-3/+2
2016-04-14mlxsw: spectrum_buffers: Cache shared buffer configurationJiri Pirko1-19/+54
2016-04-14mlxsw: spectrum_buffers: Rename "pool" to "pr" in initializationJiri Pirko1-35/+35
2016-04-14mlxsw: spectrum_buffers: Push out indexes and direction out of SB structsJiri Pirko1-204/+221
2016-04-14mlxsw: spectrum_buffers: Push out shared buffer register writesJiri Pirko1-14/+40
2016-04-08mlxsw: reg: Share direction enum between SBPR, SBCM, SBPMJiri Pirko1-10/+10
2016-04-06mlxsw: spectrum: Set port's shared buffer size to 0Ido Schimmel1-0/+2
2016-04-06mlxsw: spectrum: Correctly configure headroom sizeIdo Schimmel1-9/+10
2016-04-06mlxsw: spectrum: Add bytes to cells helperIdo Schimmel1-34/+30
2016-04-06mlxsw: spectrum: Map all switch priorities to priority group 0Ido Schimmel1-1/+24
2015-10-16mlxsw: spectrum: Add initial support for Spectrum ASICJiri Pirko1-0/+422
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.