aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/net
AgeCommit message (Expand)AuthorFilesLines
2022-04-06brcmfmac: Avoid keeping power to SDIO card unless WOWL is usedUlf Hansson1-17/+22
2022-04-06mwifiex: add mutex lock for call in mwifiex_dfs_chan_sw_work_queueNiels Dossche1-0/+2
2022-04-06rtw89: fix misconfiguration on hw_scan channel timePo Hao Huang1-1/+1
2022-04-06rtw89: coex: Add case for scan offloadChing-Te Ku1-1/+11
2022-04-06rtw89: packet offload handler to avoid warningPo Hao Huang1-1/+7
2022-04-06rtw89: change idle mode condition during hw_scanPo Hao Huang1-4/+4
2022-04-06rtw89: update ptcl_initPing-Ke Shih2-5/+39
2022-04-06rtw89: update TMAC parametersPing-Ke Shih2-0/+36
2022-04-06rtw89: initialize NAV controlPing-Ke Shih2-0/+27
2022-04-06rtw89: update scheduler settingPing-Ke Shih2-0/+23
2022-04-06rtw89: 8852c: update security engine settingPing-Ke Shih2-1/+10
2022-04-06rtw89: Turn on CR protection of CMACPing-Ke Shih1-1/+2
2022-04-06rtw89: add chip_ops::{enable,disable}_bb_rf to support v1 chipPing-Ke Shih7-5/+86
2022-04-06rtw89: update STA scheduler parameters for v1 chipPing-Ke Shih2-1/+24
2022-04-06rtw89: extend dmac_pre_init to support 8852CPing-Ke Shih2-7/+31
2022-04-06rtw89: pci: add L1 settingsPing-Ke Shih2-0/+25
2022-04-06rtw89: pci: add deglitch settingPing-Ke Shih2-11/+19
2022-04-06rtw89: pci: set address info registers depends on chipsPing-Ke Shih1-5/+8
2022-04-06rtw89: pci: add LTR setting for v1 chipPing-Ke Shih5-2/+83
2022-04-06rtw89: pci: refine pci pre_init functionChia-Yuan Li5-31/+180
2022-04-06rtw89: pci: add pci attributes to configure operating modePing-Ke Shih4-15/+262
2022-04-06rtw89: pci: add register definition to rtw89_pci_info to generalize pci codePing-Ke Shih5-30/+238
2022-04-06Merge ath-next from git://git.kernel.org/pub/scm/linux/kernel/git/kvalo/ath.gitKalle Valo44-1405/+4352
2022-04-06ath11k: mhi: remove unnecessary goto from ath11k_mhi_start()Kalle Valo1-7/+9
2022-04-06ath11k: mhi: add error handling for suspend and resumeKalle Valo3-12/+26
2022-04-06ath11k: mhi: remove state machineKalle Valo3-198/+11
2022-04-06rtw89: handle potential uninitialized variablePing-Ke Shih1-1/+2
2022-04-06rtw89: read RX bandwidth from v1 type RX descriptorPing-Ke Shih2-1/+7
2022-04-06rtw89: support hardware generate security headerPing-Ke Shih6-1/+65
2022-04-06rtw89: support variant of fill_txdescPing-Ke Shih6-4/+116
2022-04-06rtw89: pci: support variant of fill_txaddr_infoPing-Ke Shih5-7/+95
2022-04-06rtw89: add chip_info::h2c_desc_size/fill_txdesc_fwcmd to support new chipsPing-Ke Shih9-43/+176
2022-04-06rtw89: disabled IGI configuration for unsupported hardwareJohnson Lin3-1/+5
2022-04-06rtw89: packed IGI configuration flow into function for DIG featureJohnson Lin1-9/+16
2022-04-06rtw89: regd: update mapping table to R59-R32Zong-Zhe Yang1-238/+238
2022-04-06rtw89: regd: consider 6G bandZong-Zhe Yang1-19/+18
2022-04-06rtw89: 8852a: update txpwr tables to HALRF_027_00_038Zong-Zhe Yang1-0/+581
2022-04-06rtw89: add UK to regulation typeZong-Zhe Yang1-0/+1
2022-04-06rtw89: reduce export symbol number of mac size and quotaPing-Ke Shih4-151/+83
2022-04-06rtw89: support FW crash simulationZong-Zhe Yang5-0/+99
2022-04-06rtw89: reconstruct fw featureZong-Zhe Yang5-18/+62
2022-04-06rtw89: ser: dump fw backtrace while L2 resetZong-Zhe Yang2-1/+105
2022-04-06rtw89: ser: dump memory for fw payload engine while L2 resetZong-Zhe Yang4-2/+120
2022-04-06rtw89: ser: control hci interrupts on/off by stateZong-Zhe Yang4-0/+53
2022-04-06rtw89: mac: correct decision on error status by scenarioZong-Zhe Yang3-4/+22
2022-04-06rtw89: mac: move table of mem base addr to commonZong-Zhe Yang3-21/+23
2022-04-06rtw89: ser: fix CAM leaks occurring in L2 resetZong-Zhe Yang2-2/+33
2022-04-06rtw88: change idle mode condition during hw_scanPo-Hao Huang1-3/+4
2022-04-06iwlwifi: mei: Replace zero-length array with flexible-array memberGustavo A. R. Silva1-1/+1
2022-04-06iwlwifi: fw: Replace zero-length arrays with flexible-array membersGustavo A. R. Silva8-15/+15
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.